Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT697F Datasheet(PDF) 101 Page - ATMEL Corporation

Part # AT697F
Description  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F Datasheet(HTML) 101 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 97Page - ATMEL Corporation AT697F Datasheet HTML 98Page - ATMEL Corporation AT697F Datasheet HTML 99Page - ATMEL Corporation AT697F Datasheet HTML 100Page - ATMEL Corporation AT697F Datasheet HTML 101Page - ATMEL Corporation AT697F Datasheet HTML 102Page - ATMEL Corporation AT697F Datasheet HTML 103Page - ATMEL Corporation AT697F Datasheet HTML 104Page - ATMEL Corporation AT697F Datasheet HTML 105Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 155 page
background image
Table 73. UART 2 Status Register - UAS2
Address 0x80000084
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
reserved
r/w
r/w
xxxx xxxx xxxx xxxx xxxx xxxx x
0
0
0
0
1
1
0
Bit Number
Mnemonic
Description
6
fe2
Framing error
Indicates that a framing error was detected.
5
pe2
Parity error
indicates that a parity error was detected.
4
ov2
Overrun
Indicates that one or more character have been lost due to overrun.
3
br2
Break received
Indicates that a BREAK has been received.
2
th2
Transmitter hold register empty
Indicates that the transmitter hold register is empty.
1
ts2
Transmitter shift register empty
Indicates that the transmitter shift register is empty.
0
dr2
Data ready
Indicates that new data is available in the receiver holding register.
Table 74. UART 2 Control Register - UAC2
Address = 0x80000088
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
reserved
r/w
r/w
xxxx xxxx xxxx xxxx xxxx xxx
0
x
0
x
x
x
x
0
0
AT697F ADVANCE INFORMATION
101
7703C–AERO–6/09
Bit Number
Mnemonic
Description
8
ec2
External Clock
if set, the UART scaler will be clocked by PIO[3]
7
lb2
Loop back
If set, loop back mode will be enabled.
6
fl2
Flow control
If set, enables flow control using CTS/RTS.
5
pe2
Parity enable
If set, enables parity generation and checking.
4
ps2
Parity select
Selects parity polarity
“0” = even parity
“1” = odd parity
3
ti2
Transmitter interrupt enable
If set, enables generation of transmitter interrupt.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com