Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS3525 Datasheet(PDF) 107 Page - ams AG

Part # AS3525
Description  Advanced Audio Processor System
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3525 Datasheet(HTML) 107 Page - ams AG

Back Button AS3525 Datasheet HTML 103Page - ams AG AS3525 Datasheet HTML 104Page - ams AG AS3525 Datasheet HTML 105Page - ams AG AS3525 Datasheet HTML 106Page - ams AG AS3525 Datasheet HTML 107Page - ams AG AS3525 Datasheet HTML 108Page - ams AG AS3525 Datasheet HTML 109Page - ams AG AS3525 Datasheet HTML 110Page - ams AG AS3525 Datasheet HTML 111Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 194 page
background image
AS3525-A/-B C22O22
Data Sheet, Confidential
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.13
107
- 194
Table 23 PLLA Supervisor Register
Name
Base
Default
CGU_PLLASUP
AS3525_CGU_BASE
0x08
PLLA Supervisor Register
Offset0x08
This register contains control bits of the PLLA which are used very rarely, but have
major impact on the functionality of the system.
Bit
Bit Name
Default
Access
Bit Description
3
PLLA_PD
0x00
R/W
PLLA power down if SET
2
PLLA_OEB
0x00
R/W
PLLA output enable, active low
1
PLLA_BP
0x00
R/W
PLLA bypass if SET
0
PLLA_FIN_SEL
0x00
R/W
PLLA clock source select
0: clk_int [PAD]
1: clk_ext [PAD]
Table 24 PLBB Supervisor Register
Name
Base
Default
CGU_PLLBSUP
AS3525_CGU_BASE
0x08
PLLB Supervisor Register
Offset0x0c
This register contains control bits of the PLLB which are used very rarely, but have
major impact on the functionality of the system.
Bit
Bit Name
Default
Access
Bit Description
3
PLLB_PD
0x00
R/W
PLLB power down if SET
2
PLLB_OEB
0x00
R/W
PLLB output enable, active low
1
PLLB_BP
0x00
R/W
PLLB bypass if SET
0
PLLB_FIN_SEL
0x00
R/W
PLLB clock source select
0: clk_int [PAD]
1: clk_ext [PAD]
Table 25 Processor Clock Controller Register
Name
Base
Default
CGU_PROC
AS3525_CGU_BASE
0x00
Processor Clock Controller Register
Offset0x10
This register contains control bits for ARM processor clock generation => FCLK.
Bit
Bit Name
Default
Access
Bit Description
7:4
FCLK_POSTDIV_SEL
[3:0]
0x00
R/W
post divider division ratio => post_div =
1/(fclk_postdiv_sel + 1)
3:2
FCLK_PREDIV_SEL
[1:0]
0x00
R/W
pre divider (fractional) division ratio
00: pre_div = 1/1
01: pre_div = 7/8
10: pre_div = 6/8
11: pre_div = 5/8
1:0
FCLK_SEL[1:0]
0x00
R/W
clkin select
00: clk_main
01: plla_fout
10: pllb_fout
11: reserved (clk_main)
NOTE: f(fclk) := f(clkin) * pred_div * post_div;



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com