Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS3525 Datasheet(PDF) 110 Page - ams AG

Part # AS3525
Description  Advanced Audio Processor System
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3525 Datasheet(HTML) 110 Page - ams AG

Back Button AS3525 Datasheet HTML 106Page - ams AG AS3525 Datasheet HTML 107Page - ams AG AS3525 Datasheet HTML 108Page - ams AG AS3525 Datasheet HTML 109Page - ams AG AS3525 Datasheet HTML 110Page - ams AG AS3525 Datasheet HTML 111Page - ams AG AS3525 Datasheet HTML 112Page - ams AG AS3525 Datasheet HTML 113Page - ams AG AS3525 Datasheet HTML 114Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 194 page
background image
AS3525-A/-B C22O22
Data Sheet, Confidential
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.13
110
- 194
Table 28 Processor USB Clock Controller Register
Name
Base
Default
CGU_USB
AS3525_CGU_BASE
0x00
USB Clock ControllerRegister
Offset0x1c
This register allows setting the USB PHY interface clock.
Bit
Bit Name
Default
Access
Bit Description
5
USB_CLK_EN
0x00
R/W
USB PHY clock enable => clk_usb
4:2
USB_DIV_SEL [2:0]
0x00
R/W
division ratio
0: div = 1/1
> 0: div = 1/(2*n); (even division factors only)
1:0
USB_SEL[1:0]
0x00
R/W
clkin select
00: clk_main
01: plla_fout
10: pllb_fout
11: reserved (clk_main)
Note:
The clock gating bit applies only to the USB PHY clock. To enable/disable the clock to the AHB part (USB CORE) CGU_PERI
has to be configured.
f(clk_usb) = f(clk_core_48m) = f(clkin) * div;
Table 29 Interrupt Mask and PLL Lock Status Register
Name
Base
Default
CGU_INTCTRL
AS3525_CGU_BASE
0x00
Interrupt Mask and PLL Lock Status Register
Offset: 0x20
Bit
Bit Name
Default
Access
Bit Description
3
INT_EN_PLLB_LOCK
0x00
R/W
interrupt on PLLB lock enable (R/W)
2
INT_EN_PLLA_LOCK
0x00
R/W
interrupt on PLLA lock enable (R/W)
1
PLLB_LOCK
0x00
R
PLLB lock status, locked if SET (not cleared on read)
0
PLLA_LOCK
R
PLLA lock status, locked if SET (not cleared on read)
Table 30 Interrupt Clear Register
Name
Base
Default
CGU_IRQ
AS3525_CGU_BASE
0x00
Interrupt Clear Register
Offset: 0x24
Bit
Bit Name
Default
Access
Bit Description
1
PLLB_LOCK
0x00
R
PLLB lock status, locked if SET (not cleared on read)
0
PLLA_LOCK
0x00
R
PLLA lock status, locked if SET (not cleared on read)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com