Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SC68C752B Datasheet(PDF) 8 Page - NXP Semiconductors

Part # SC68C752B
Description  5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs and 68 mode 關P interface
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SC68C752B Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button SC68C752B Datasheet HTML 4Page - NXP Semiconductors SC68C752B Datasheet HTML 5Page - NXP Semiconductors SC68C752B Datasheet HTML 6Page - NXP Semiconductors SC68C752B Datasheet HTML 7Page - NXP Semiconductors SC68C752B Datasheet HTML 8Page - NXP Semiconductors SC68C752B Datasheet HTML 9Page - NXP Semiconductors SC68C752B Datasheet HTML 10Page - NXP Semiconductors SC68C752B Datasheet HTML 11Page - NXP Semiconductors SC68C752B Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 48 page
background image
SC68C752B_4
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 04 — 20 January 2010
8 of 48
NXP Semiconductors
SC68C752B
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
If both auto-CTS and auto-RTS are enabled, when RTSn is connected to CTSn, data
transmission does not occur unless the receive FIFO has empty space. Thus, overrun
errors are eliminated during hardware flow control. If not enabled, overrun errors occur if
the transmit data rate exceeds the receive FIFO servicing latency.
6.2.1 Auto-RTS
Auto-RTS data flow control originates in the receiver block (see Figure 1 “Block diagram
of SC68C752B” on page 3). Figure 5 shows RTSn functional timing. The receiver FIFO
trigger levels used in auto-RTS are stored in the TCR. RTSn is active if the receiver FIFO
level is below the halt trigger level in TCR[3:0]. When the receiver FIFO halt trigger level is
reached, RTSn is de-asserted. The sending device (for example, another UART) may
send an additional byte after the trigger level is reached (assuming the sending UART has
another byte to send) because it may not recognize the de-assertion of RTSn until it has
begun sending the additional byte. RTSn is automatically reasserted once the receiver
FIFO reaches the resume trigger level programmed via TCR[7:4]. This re-assertion allows
the sending device to resume transmission.
Fig 4.
Auto flow control (auto-RTS and auto-CTS) example
RECEIVE
FIFO
FLOW
CONTROL
TRANSMIT
FIFO
PARALLEL
TO SERIAL
TRANSMIT
FIFO
RECEIVE
FIFO
UART 1
UART 2
D7 to D0
RXn
TXn
RTSn
CTSn
TXn
RXn
CTSn
RTSn
D7 to D0
002aaf090
SERIAL TO
PARALLEL
SERIAL TO
PARALLEL
FLOW
CONTROL
FLOW
CONTROL
FLOW
CONTROL
PARALLEL
TO SERIAL
N = receiver FIFO trigger level.
The two blocks in dashed lines cover the case where an additional byte is sent, as described in Section 6.2.1.
Fig 5.
RTSn functional timing
Start
byte N
Start
byte N + 1
Start
Stop
Stop
RXn
RTSn
R/W
N
N + 1
12
002aab086



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com