Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MAC7200 Datasheet(PDF) 279 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 279 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 275Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 276Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 277Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 278Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 279Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 280Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 281Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 282Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 283Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 279 / 976 page
background image
The SPP DMA Controller Module (SPP_DMA2)
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
201
Figure 12-1. DMA Block Diagram
12.2.1
Overview
The DMA is a highly-programmable data transfer engine, which has been optimized to minimize the
required intervention from the host processor. It is intended for use in applications where the data size to
be transferred is statically known, and is not defined within the data packet itself. The DMA hardware
supports:
•
Single design supporting 16-, 32- and 64-channel implementations, dependent on size of the TCD
memory and design parameters (the MAC72xx family of devices has 16 channels)
•
Connections to the AMBA-AHB crossbar switch for bus mastering the data movement, IPS slave
bus for programming the module
— Parameterized support for 32- and 64-bit AMBA-AHB data path widths
•
32-byte transfer control descriptor per channel stored in local memory
j
j+1
n-1
SRAM
Transfer
Control
Descriptor (TCD)
dma_engine
addr_path
data_path
DMA
IPS
Bus
AMBA
AHB
ipd_req[n-1:0]
dma_ipi_int[n-1:0]
0
c
o
n
t
r
o
l
pmodel_charb
addr
wdata[31:0]
rdata[31:0]
hrdata[{63,31}:0]
hwdata[{63,31}:0]
haddr[31:0]
Bus
64
dma_ipd_done[n-1:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com