Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

S3C70F2 Datasheet(PDF) 20 Page - Samsung semiconductor

Part # S3C70F2
Description  The S3C70F2/C70F4 single-chip CMOS microcontroller has been designed for high-performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SAMSUNG [Samsung semiconductor]
Direct Link  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

S3C70F2 Datasheet(HTML) 20 Page - Samsung semiconductor

Back Button S3C70F2 Datasheet HTML 16Page - Samsung semiconductor S3C70F2 Datasheet HTML 17Page - Samsung semiconductor S3C70F2 Datasheet HTML 18Page - Samsung semiconductor S3C70F2 Datasheet HTML 19Page - Samsung semiconductor S3C70F2 Datasheet HTML 20Page - Samsung semiconductor S3C70F2 Datasheet HTML 21Page - Samsung semiconductor S3C70F2 Datasheet HTML 22Page - Samsung semiconductor S3C70F2 Datasheet HTML 23Page - Samsung semiconductor S3C70F2 Datasheet HTML 24Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 38 page
background image
ELECTRICAL DATA
S3C70F2/C70F4/P70F4
14-6
Table 14-6. A.C. Electrical Characteristics ( Concluded)
(T
A = – 40
°C to + 85 °C, V
DD = 1.8 V to 5.5 V)
Parameter
Symbol
Conditions
Min
Typ
Max
Units
SCK High, Low
Width
t
KH, tKL
V
DD = 2.7 V to 5.5 V
External
SCK source
335
ns
Internal
SCK source
t
KCY/2 – 50
V
DD = 1.8 V to 5.5 V
External
SCK source
1600
Internal
SCK source
t
KCY/2 – 150
SI Setup Time to
SCK High
t
SIK
V
DD = 2.7 V to 5.5 V
External
SCK source
100
ns
Internal
SCK source
150
V
DD = 1.8 V to 5.5 V
External
SCK source
150
Internal
SCK source
500
SI Hold Time to
SCK High
t
KSI
V
DD = 2.7 V to 5.5 V
External
SCK source
400
ns
Internal
SCK source
400
V
DD = 1.8 V to 5.5 V
External
SCK source
600
Internal
SCK source
500
Output Delay for
SCK to SO
t
KSO
(1)
V
DD = 2.7 V to 5.5 V
External
SCK source
300
ns
Internal
SCK source
250
V
DD = 1.8 V to 5.5 V
External
SCK source
1000
Internal
SCK source
1000
Interrupt Input
High, Low Width
t
INTH,
t
INTL
INT0
(2)
µs
INT1, KS0–KS2
10
RESET Input
Low Width
tRSL
Input
10
µs
NOTES:
1.
R (1 Kohm) and C (100 pF) are the load resistance and load capacitance of the SO output line.
2.
Minimum value for INT0 is based on a clock of 2tCY or 128 / fx as assigned by the IMOD0 register setting.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com