Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R28 Datasheet(PDF) 90 Page - Renesas Technology Corp

Part # R28
Description  RENESAS 16-BIT SINGLE-CHIP MCU R8C FAMILY / R8C/2x SERIES
PDF  473 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R28 Datasheet(HTML) 90 Page - Renesas Technology Corp

Back Button R28 Datasheet HTML 86Page - Renesas Technology Corp R28 Datasheet HTML 87Page - Renesas Technology Corp R28 Datasheet HTML 88Page - Renesas Technology Corp R28 Datasheet HTML 89Page - Renesas Technology Corp R28 Datasheet HTML 90Page - Renesas Technology Corp R28 Datasheet HTML 91Page - Renesas Technology Corp R28 Datasheet HTML 92Page - Renesas Technology Corp R28 Datasheet HTML 93Page - Renesas Technology Corp R28 Datasheet HTML 94Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 473 page
background image
R8C/28 Group, R8C/29 Group
9. Bus
Rev.2.10
Sep 26, 2008
Page 71 of 441
REJ09B0279-0210
9.
Bus
The bus cycles differ when accessing ROM/RAM, and when accessing SFR.
Table 9.1 lists Bus Cycles by Access Space of the R8C/28 Group and Table 9.2 lists Bus Cycles by Access Space of the
R8C/29 Group.
ROM/RAM and SFR are connected to the CPU by an 8-bit bus. When accessing in word (16-bit) units, these areas are
accessed twice in 8-bit units.
Table 9.3 lists Access Units and Bus Operations.
Table 9.3
Access Units and Bus Operations
However, only following SFRs are connected with the 16-bit bus:
Timer RC: registers TRC, TRCGRA, TRCGRB, TRCGRC, and TRCGRD
Therefore, when accessing in word (16-bit) unit, 16-bit data is accessed at a time. The bus operation is the same as
“Area: SFR, data flash, even address byte access” in Table 9.3 Access Units and Bus Operations, and 16-bit data is
accessed at a time.
Table 9.1
Bus Cycles by Access Space of the R8C/28 Group
Access Area
Bus Cycle
SFR
2 cycles of CPU clock
ROM/RAM
1 cycle of CPU clock
Table 9.2
Bus Cycles by Access Space of the R8C/29 Group
Access Area
Bus Cycle
SFR/Data flash
2 cycles of CPU clock
Program ROM/RAM
1 cycle of CPU clock
Area
SFR, data flash
Even address
Byte access
ROM (program ROM), RAM
Odd address
Byte access
Even address
Word access
Odd address
Word access
CPU clock
Data
Data
Data
Data
Data
Data
Data
Data
Data
Even
Even
Odd
Odd
Even+1
Even
Odd+1
Odd
Address
Even+1
Odd+1
Odd
Data
Data
Even
Data
CPU clock
Data
Address
CPU clock
Data
Address
CPU clock
Data
Address
Data
CPU clock
Address
Data
CPU clock
Address
Data
CPU clock
Address
Data
CPU clock
Address
Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com