PPC8567CVTAUGGA datasheet(15/139 Pages) FREESCALE

15 / 139 page

MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

Input Clocks

4.1

System Clock Timing

Table 7 provides the system clock (SYSCLK) AC timing specifications for the MPC8568E.

eTSEC

Ethernet

MII

0.01

Multiply with

number of the

interfaces

GMII/TBI

0.07

RGMII/RTBI

0.04

eTSEC

FIFO I/O

16b, 200 MHz

0.20

Multiply with

number of the

interfaces

16b, 155 MHz

0.16

8b, 200 MHz

0.11

8b, 155 MHz

0.08

QE UCC

MII/RMII

0.01

Multiply with

number of the

interfaces

If UCC is

programmed

for other

protocols,

scale Ethernet

power

dissipation to

the number of

signals and the

clock rate

GMII/TBI

0.07

RGMII/RTBI

0.04

Note: This is the power for each individual interface. The power must be calculated for each interface being utilized.

Table 7. SYSCLK AC Timing Specifications

At recommended operating conditions (see Table 3) with OVDD = 3.3 V ± 165 mV.

Parameter/Condition

Symbol

Min

Typical

Max

Unit

Notes

SYSCLK frequency

fSYSCLK

—

166

MHz

SYSCLK cycle time

tSYSCLK

6.0

—

SYSCLK rise and fall time

tKH, tKL

0.61.0

2.3ns

SYSCLK duty cycle

tKHK/tSYSCLK

—

Table 6. Typical MPC8568E I/O Power Dissipation (continued)

Interface

Parameters

GVDD

BVDD

OVDD

LVDD

TVDD

XVDD Unit

Comment

2.5 V

1.8 V 3.3 V 2.5 V

3.3 V

2.5 V

3.3 V

2.5 V

PPC8567CVTAUGGA Datasheet(PDF) 15 Page - Freescale Semiconductor, Inc

PPC8567CVTAUGGA Datasheet(HTML) 15 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL