 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PPC8567ECVTANJGA Datasheet(PDF) 25 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PPC8567ECVTANJGA Datasheet(HTML) 25 Page - Freescale Semiconductor, Inc |
|
|
25 / 139 page  MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1 Freescale Semiconductor 25 DUART Figure 5 shows the DDR SDRAM output timing diagram. Figure 5. DDR SDRAM Output Timing Diagram Figure 6 provides the AC test load for the DDR bus. Figure 6. DDR AC Test Load 7DUART This section describes the DC and AC electrical specifications for the DUART interface of the MPC8568E. 7.1 DUART DC Electrical Characteristics Table 21 provides the DC electrical characteristics for the DUART interface. Table 21. DUART DC Electrical Characteristics Parameter Symbol Min Max Unit High-level input voltage VIH 2OVDD + 0.3 V Low-level input voltage VIL – 0.3 0.8 V ADDR/CMD tDDKHAS ,tDDKHCS tDDKHMH tDDKLDS tDDKHDS MDQ[x] MDQS[n] MCK[n] MCK[n] tMCK tDDKLDX tDDKHDX D1 D0 tDDKHAX ,tDDKHCX Write A0 NOOP tDDKHME tDDKHMP Output Z0 = 50 Ω RL = 50 Ω GVDD/2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
