PPC8567ECVTAQJGA datasheet(123/139 Pages) FREESCALE

123 / 139 page

MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

123

Clocking

23.3

e500 Core PLL Ratio

Table 84 describes the clock ratio between the e500 core complex bus (CCB)platform and the e500 core

clock. This ratio is determined by the binary value of LBCTL, LALE and LGPL2 at power up, as shown

in Table 84.

23.4

QE/SYSCLK PLL Ratio

The QE clock is defined by a multiplier and divisor applied to the SYSCLK input signal, as shown in the

following equation:

QE clock = SYSCLK * cfg_ce_pll[0:4].

The multiplier and divisor is determined by the binary value of PA[0:4] at power up.

0101

5:1

1101

20:1

0110

6:1

1110

Reserved

0111

Reserved

1111

Reserved

Table 84. e500 Core to CCB Clock Ratio

Binary Value of

LBCTL, LALE,

LGPL2 Signals

e500 core:CCB Clock Ratio

Binary Value of

LBCTL, LALE,

LGPL2 Signals

e500 core:CCB Clock Ratio

000

4:1

100

2:1

001

9:2

101

5:2

010

Reserved

110

3:1

011

3:2

111

7:2

Table 85. QE Clock Multiplier cfg_ce_pll[0:4]

Binary Value of

PA[0:4] Signals

cfg_ce_pll[0:4]

Binary Value of

PA[0:4] Signals

cfg_ce_pll[0:4]

0_0000

1_0000

0_0001

Reserved

1_0001

0_0010

1_0010

0_0011

1_0011

0_0100

1_0100

0_0101

1_0101

0_0110

1_0110

0_0111

1_0111

Table 83. CCB Clock Ratio (continued)

Binary Value of

LA[28:31] Signals

CCB:SYSCLK Ratio

Binary Value of

LA[28:31] Signals

CCB:SYSCLK Ratio

PPC8567ECVTAQJGA Datasheet(PDF) 123 Page - Freescale Semiconductor, Inc

PPC8567ECVTAQJGA Datasheet(HTML) 123 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL