Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCF2123 Datasheet(PDF) 37 Page - NXP Semiconductors

Part # PCF2123
Description  SPI Real time clock/calendar Time keeping application
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF2123 Datasheet(HTML) 37 Page - NXP Semiconductors

Back Button PCF2123 Datasheet HTML 33Page - NXP Semiconductors PCF2123 Datasheet HTML 34Page - NXP Semiconductors PCF2123 Datasheet HTML 35Page - NXP Semiconductors PCF2123 Datasheet HTML 36Page - NXP Semiconductors PCF2123 Datasheet HTML 37Page - NXP Semiconductors PCF2123 Datasheet HTML 38Page - NXP Semiconductors PCF2123 Datasheet HTML 39Page - NXP Semiconductors PCF2123 Datasheet HTML 40Page - NXP Semiconductors PCF2123 Datasheet HTML 41Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 63 page
background image
PCF2123
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 5 — 27 April 2011
37 of 63
NXP Semiconductors
PCF2123
SPI Real time clock/calendar
In Figure 25, the Months and Years registers are read. In this example, pins SDI and SDO
are not connected together. For this configuration, it is important that pin SDI is never left
floating. It must always be driven either HIGH or LOW. If pin SDI is left open, high IDD
currents may result. Short transition periods in the order of 200 ns will not cause any
problems.
9.1 Interface watchdog timer
During read/write operations, the time counting circuits are frozen. To prevent a situation
where the accessing device becomes locked and does not clear the interface by setting
pin CE LOW, the PCF2123 has a built in watchdog timer. Should the interface be active
for more than 1 s from the time a valid subaddress is transmitted, then the PCF2123 will
automatically clear the interface and allow the time counting circuits to continue counting.
CE must return LOW once more before a new data transfer can be executed.
The watchdog is implemented to prevent the excessive loss of time due to interface
access failure e.g. if main power is removed from a battery backed-up system during an
interface access.
Each time the watchdog period is exceeded, 1 s will be lost from the time counters. The
watchdog will trigger between 1 s and 2 s after receiving a valid subaddress.
a. Correct data transfer: read or write
b. Incorrect data transfer: read or write
Fig 26. Interface watchdog timer
001aai563
valid sub-address
running
time
counters
WD timer
data
CE
WD timer running
time counters frozen
running
data
tw(CE) < 1 s
data
data
001aai564
valid sub-address
running
time
counters
WD timer
data
CE
WD timer running
data transfer fail
WD trips
time counters frozen
running
data
1 s < tw(CE) < 2 s
data
data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com