TLE5012 datasheet(33/64 Pages) INFINEON

33 / 64 page

TLE5012

Specifications

Final Data Sheet

V 1.0, 2010-11

3.5.1.3

Registers

This section describes the registers of the TLE5012. It also specifies the read/write access rights of the specific

registers. Table 18 identifies the values with symbols. Access to the registers is accomplished via the SSC

Interface.

The register is addressed wordwise.

Table 18

Registers Overview

Offset Address

Page Number

Registers, TLE5012 Register

STAT

Status Register

00H

ACSTAT

Activation Status Register

01H

AVAL

Angle Value Register

02H

ASPD

Angle Speed Register

03H

AREV

Angle Revolution Register

04H

FSYNC

Frame Synchronization Register

05H

MOD_1

Interface Mode1 Register

06H

SIL

SIL Register

07H

MOD_2

Interface Mode2 Register

08H

MOD_3

Interface Mode3 Register

09H

OFFX

Offset X

0AH

OFFY

Offset Y

0BH

SYNCH

Synchronicity

0CH

IFAB

IFAB Register

0DH

MOD_4

Interface Mode4 Register

0EH

TCO_Y

Temperature Coefficient Register

0FH

ADC_X

X-raw value

10H

ADC_Y

Y-raw value

11H

IIF_CNT

IIF Counter value

20H

TLE5012 Datasheet(PDF) 33 Page - Infineon Technologies AG

TLE5012 Datasheet(HTML) 33 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL