| Electronic Components Datasheet Search |
|
TLE7181EM Datasheet(PDF) 19 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE7181EM Datasheet(HTML) 19 Page - Infineon Technologies AG |
|
19 / 29 page ![]() Data Sheet 19 Rev 1.1, 2010-09-30 H-Bridge and Dual Half Bridge Driver IC TLE7181EM 5.2.7 Over Temperature Warning The TLE7181EM provides an integrated digital over temperature warning to minimize risk of destruction of the IC at high temperature. The temperature will be detected by a embedded sensor. During over temperature warning the ERR signal is set and the TLE7181EM is in normal operation mode with warning. The over temperature warning is self clearing. So if temperature is below T j(PW) -dTj(OW), the warning will be cleared and TLE7181EM returns to normal operation mode. It is the decision of the user to react on the over temperature warning. 5.2.8 Over Current Warning The TLE7181EM offers an integrated over current detection. The output signal of the current sense OpAmp will be monitored. If the output signal reaches the specified voltage threshold V OCTH for a certain time, over current will be detected. After the comparator the filter time t OC is implemented to avoid false triggering caused by overswing of the current sense signal. The ERR pin will be set to low and the TLE7181EM will go into normal operation mode with warning. The error signal disappears as soon as the current decreases below the over current threshold V OCTH. The error signal disappears as well when the current commutates from the low side MOSFET to the associated high side MOSFET and is no longer flowing over the shunt resistor. It is the decision of the user to react on the over current signal by modifying input patterns. 5.2.9 Passive Gxx Clamping If VS Under Voltage shutdown is detected or the device is in Sleep Mode, a passive clamping is active as long as the voltage at VS or VDH is higher than 3V. Even below 3V it is assured that the MOSFET driver stage will not switch on the MOSFET actively. The passive clamping means that the BHx and the VREG pin are pulled to GND with specified pull down resistors. Together with the intrinsic diode of the push stage of the output stages which connect the gate output to BHx respectively VREG, this assures that the gate of the external MOSFETs are not floating undefined. 5.2.10 ERR Pin The TLE7181EM has a status pin to provide diagnostic feedback to the µC. The logical output of this pin is a push pull output stage with an integrated pull-down resistor to GND (see Figure 5). Reset of error registers and Disable The TLE7181EM can be reset by the enable pin ENA. If the ENA pin is pulled to low for a specified minimum time, the error registers are cleared. ERR output is still set to low. After the next rising edge at ENA pin ERR pin will be set to high and no error condition is applied. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |