MSP430F4250IDL datasheet(33/63 Pages) TI

33 / 63 page

MSP430F42x0

MIXED SIGNAL MICROCONTROLLER

SLAS455D − MARCH 2005 − REVISED APRIL 2007

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature (unless otherwise

noted) (continued)

12-bit DAC, linearity specifications (see Figure 12)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

Resolution

(12-bit Monotonic)

bits

INL

Integral nonlinearity

(see Note 1)

VREF,DAC12 = 1.2V

DAC12AMPx = 7, DAC12IR = 1

2.7V

±2.0

±8.0

LSB

DNL

Differential nonlinearity

(see Note 1)

VREF,DAC12 = 1.2V

DAC12AMPx = 7, DAC12IR = 1

2.7V

±0.4

±1.0

LSB

Offset voltage w/o

calibration

(see Notes 1, 2)

VREF,DAC12 = 1.2V

DAC12AMPx = 7, DAC12IR = 1

2.7V

±20

Offset voltage with

calibration

(see Notes 1, 2)

VREF,DAC12 = 1.2V

DAC12AMPx = 7, DAC12IR = 1

2.7V

±2.5

dE(O)/dT

Offset error

temperature coefficient

(see Note 1)

2.7V

±30

μV/C

Gain error (see Note 1)

VREF,DAC12 = 1.2V

2.7V

±3.50 % FSR

dE(G)/dT

Gain temperature

coefficient (see Note 1)

2.7V

ppm of

FSR/

°C

Time for offset calibration

DAC12AMPx=2

2.7V

100

tOffset_Cal

Time for offset calibration

(see Note 3)

DAC12AMPx=3,5

2.7V

tOffset_Cal

(see Note 3)

DAC12AMPx=4,6,7

2.7V

NOTES:

1. Parameters calculated from the best-fit curve from 0x0A to 0xFFF. The best-fit curve method is used to deliver coefficients “a” and

“b” of the first order equation: y = a + b*x. VDAC12_xOUT = EO + (1 + EG) * (VREF,DAC12/4095) * DAC12_xDAT, DAC12IR = 1.

2. The offset calibration works on the output operational amplifier. Offset Calibration is triggered setting bit DAC12CALON

3. The offset calibration can be done if DAC12AMPx = {2, 3, 4, 5, 6, 7}. The output operational amplifier is switched off with

DAC12AMPx ={0, 1}. It is recommended that the DAC12 module be configured prior to initiating calibration. Port activity during

calibration may effect accuracy and is not recommended.

Positive

Negative

VR+

Gain Error

Offset Error

DAC Code

DAC VOUT

Ideal transfer

function

RLoad =

AVCC

CLoad = 100pF

DAC Output

Figure 12. Linearity Test Load Conditions and Gain/Offset Definition

MSP430F4250IDL Datasheet(PDF) 33 Page - Texas Instruments

MSP430F4250IDL Datasheet(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL