MSP430F449IPZ datasheet(22/79 Pages) TI

22 / 79 page

MSP430x43x1, MSP430x43x, MSP430x44x1, MSP430x44x

MIXED SIGNAL MICROCONTROLLER

SLAS344G − JANUARY 2002 − REVISED OCTOBER 2009

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

MSP430x44x Terminal Functions (Continued)

TERMINAL

I/O

DESCRIPTION

NAME

NO.

P1.6/CA0

I/O

General-purpose digital I/O / Comparator_A input

P1.5/TACLK/

ACLK

I/O

General-purpose digital I/O / Timer_A, clock signal TACLK input / ACLK output (divided by 1, 2, 4, or 8)

P1.4/TBCLK/

SMCLK

I/O

General-purpose digital I/O / input clock TBCLK—Timer_B7 / submain system clock SMCLK output

P1.3/TBOUTH/

SVSOUT

I/O

General-purpose digital I/O / switch all PWM digital output ports to high impedance—Timer_B7 TB0 to TB6

/ SVS: output of SVS comparator

P1.2/TA1

I/O

General-purpose digital I/O / Timer_A, Capture: CCI1A input, compare: Out1 output

P1.1/TA0/MCLK

I/O

General-purpose digital I/O / Timer_A. Capture: CCI0B input / MCLK output.

Note: TA0 is only an input on this pin / BSL receive

P1.0/TA0

I/O

General-purpose digital I/O / Timer_A. Capture: CCI0A input, compare: Out0 output / BSL transmit

XT2OUT

Output terminal of crystal oscillator XT2

XT2IN

Input port for crystal oscillator XT2. Only standard crystals can be connected.

TDO/TDI

I/O

Test data output port. TDO/TDI data output or programming data input terminal

TDI/TCLK

Test data input or test clock input. The device protection fuse is connected to TDI/TCLK.

TMS

Test mode select. TMS is used as an input port for device programming and test.

TCK

Test clock. TCK is the clock input port for device programming and test.

RST/NMI

Reset input or nonmaskable interrupt input port

P6.0/A0

I/O

General-purpose digital I/O, analog input a0—12-bit ADC

P6.1/A1

I/O

General-purpose digital I/O, analog input a1—12-bit ADC

P6.2/A2

I/O

General-purpose digital I/O, analog input a2—12-bit ADC

AVSS

Analog supply voltage, negative terminal. Supplies SVS, brownout, oscillator, comparator_A, ADC12,

port 1, and LCD resistive divider circuitry.

DVSS1

Digital supply voltage, negative terminal.

AVCC

100

Analog supply voltage, positive terminal. Supplies SVS, brownout, oscillator, comparator_A, ADC12, port 1,

and LCD resistive divider circuitry; must not power up prior to DVCC1/DVCC2.

MSP430F449IPZ Datasheet(PDF) 22 Page - Texas Instruments

MSP430F449IPZ Datasheet(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL