LH28F008SC datasheet(4/38 Pages) SHARP

4 / 38 page

LH28F008SC

8M (1M × 8) Flash Memory

PIN DESCRIPTION

SYMBOL

TYPE

NAME AND FUNCTION

0 - A19

INPUT

ADDRESS INPUTS:

Inputs for addresses during read and write operations.

Addresses are internally latched during a write cycle.

0 - DQ7

INPUT/OUTPUT

DATA INPUT/OUTPUTS:

Inputs data and commands during CUI write cycles; outputs

data during memory array, status register and identifier code read cycles. Data pins

float to high-impedance when the chip is deselected or outputs are disabled. Data is

internally latched during a write cycle.

INPUT

CHIP ENABLE:

Activates the device’s control logic input buffers, decoders, and

sense amplifiers. CE

» high deselects the device and reduces power consumption to

standby levels.

INPUT

RESET/DEEP POWER-DOWN:

Puts the device in deep power-down mode and resets

internal automation. RP

» high enables normal operation. When driven low, RP» inhibits

write operations which provides data protection during power transitions. Exit from deep

power-down sets the device to read array mode. RP

» at V

HH enables setting of the

master lock-bit and enables configuration of block lock-bits when the master lock-bit is

set. RP

» = V

HH overrides block lock-bits thereby enabling block erase and byte write

operation to locked memeory blocks. Block erase, byte write, or lock-bit configuration

with V

IH < RP » < VHH produce spurious results and should not be attempted.

INPUT

OUTPUT ENABLE:

Gates the device’s outputs during a read cycle.

INPUT

WRITE ENABLE:

Controls writes to the CUI and array blocks. Addresses and data are

latched on the rising edge of the WE Pulse.

»/BY »

OUTPUT

READY/BUSY:

Indicates the status of the internal WSM. When low, the WSM is

performing an internal operation (block erase, byte write, or lock-bit configuration).

»/BY » high indicates that the WSM is ready for new commands, block erase is

suspended, and byte write is inactive, byte write is suspended, or the device is in

deep power-down mode. RY

»/BY » is always active and does not float when the chip

is deselected or data outputs are disabled.

SUPPLY

BLOCK ERASE/BYTE WRITE, LOCK-BIT CONFIGURATION POWER SUPPLY:

For erasing array blocks, writing bytes, or configuring lock-bits. With V

PP ≤ VLKO,

memory contents cannot be altered. Block erase, byte write, and lock-bit configura-

tion with an invalid V

PP (see DC Characteristics) produce spurious results and

should not be attempted.

SUPPLY

DEVICE POWER SUPPLY:

Internal detection configures the device for 3.3 V or 5 V

operation. To switch from one voltage to another, ramp V

CC down to GND and then

ramp V

CC to the new voltage. Do not float any power pins. With VCC ≤ VLKO, all write

attempts to the flash memory are inhibited. Device operations at invalid V

CC voltage

(see DC Characteristics) produce spurious results and should not be attempted.

GND

SUPPLY

GROUND:

Do not float any pins

NO CONNECT:

Lead is not internal connected; it may be driven or floated.

LH28F008SC Datasheet(PDF) 4 Page - Sharp Corporation

LH28F008SC Datasheet(HTML) 4 Page - Sharp Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL