TMS320TCI100QGLZ datasheet(82/137 Pages) TI1

82 / 137 page

TMS320TCI100Q

FIXEDPOINT DIGITAL SIGNAL PROCESSOR

SPRS251E − JUNE 2004 − REVISED JUNE 2006

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

INPUT AND OUTPUT CLOCKS (CONTINUED)

ECLKIN

ECLKOUT1

Figure 20. ECLKOUT1 Timing for EMIFA and EMIFB Modules

switching characteristics over recommended operating conditions for ECLKOUT2 for the EMIFA

and EMIFB modules†‡§ (see Figure 21)

NO.

PARAMETER

−850

UNIT

NO.

PARAMETER

MIN

MAX

UNIT

tJ(EKO2)

Period jitter, ECLKOUT2

±175¶

tw(EKO2H)

Pulse duration, ECLKOUT2 high

0.5NE − 0.7

0.5NE + 0.7

tw(EKO2L)

Pulse duration, ECLKOUT2 low

0.5NE − 0.7

0.5NE + 0.7

tt(EKO2)

Transition time, ECLKOUT2

td(EKIH-EKO2H)

Delay time, ECLKIN high to ECLKOUT2 high

td(EKIH-EKO2L)

Delay time, ECLKIN high to ECLKOUT2 low

† The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN.

‡ These C64x devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an “A” and all EMIFB signals are

prefixed by a “B”. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix “A” or “B” may be omitted.

§ E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

N = the EMIF input clock divider; N = 1, 2, or 4.

¶ This cycle-to-cycle jitter specification was measured with CPU/4 or CPU/6 as the source of the EMIF input clock.

ECLKIN

ECLKOUT2

Figure 21. ECLKOUT2 Timing for the EMIFA and EMIFB Modules

TMS320TCI100QGLZ Datasheet(PDF) 82 Page - Texas Instruments

TMS320TCI100QGLZ Datasheet(HTML) 82 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL