STA369BW datasheet(33/88 Pages) STMICROELECTRONICS

33 / 88 page

STA369BW

Doc ID 022033 Rev 1

33/88

7.1

Configuration register A (addr 0x00)

7.1.1

Master clock select

The STA369BW supports sampling rates of 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz,

176.4 kHz, and 192 kHz. Therefore the internal clock is:

●

32.768 MHz for 32 kHz

●

45.1584 MHz for 44.1 kHz, 88.2 kHz, and 176.4 kHz

●

49.152 MHz for 48 kHz, 96 kHz, and 192 kHz

The external clock frequency provided to the XTI pin must be a multiple of the input

sampling frequency (fs).

The relationship between the input clock and the input sampling rate is determined by both

the MCSx and the IR (input rate) register bits. The MCSx bits determine the PLL factor

generating the internal clock and the IR bit determines the oversampling ratio used

internally.

FDRB

TWAB

TWRB

IR1

IR0

MCS2

MCS1

MCS0

Table 9.

Master clock select

Bit

R/W

RST

Name

Description

0R/W

MCS0

Selects the ratio between the input I2S sampling

frequency and the input clock

1R/W

MCS1

2R/W

MCS2

Table 10.

Input sampling rates

Input sampling rate

fs (kHz)

MCS[2:0]

101

100

011

010

001

000

32, 44.1, 48

576 * fs

128 * fs

256 * fs

384 * fs

512 * fs

768 * fs

88.2, 96

64 * fs

128 * fs

192 * fs

256 * fs

384 * fs

176.4, 192

32 * fs

64 * fs

96 * fs

128 * fs

192 * fs

STA369BW Datasheet(PDF) 33 Page - STMicroelectronics

STA369BW Datasheet(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL