STA369BW datasheet(37/88 Pages) STMICROELECTRONICS

37 / 88 page

STA369BW

Doc ID 022033 Rev 1

37/88

To make the STA369BW work properly, the serial audio interface LRCKI clock must be

synchronous to the PLL output clock. It means that:

■ the frequency of PLL clock / frequency of LRCKI = N ±4 cycles,

where N depends on the settings in Table 12 on page 34

■ the PLL must be locked.

If these two conditions are not met, and the IDE bit (reg 0x05 bit 2) is set to 1, the

STA369BW will immediately mute the I2S PCM data out (provided to the processing block)

and it will freeze any active processing task.

Table 19.

Supported serial audio input formats for LSB-first (SAIFB = 1)

BICKI

SAI [3:0]

SAIFB

Interface format

32 * fs

1100

I2S 15-bit data

1110

Left/right-justified 16-bit data

48 * fs

0100

I2S 23-bit data

0100

I2S 20-bit data

1000

I2S 18-bit data

1100

LSB first I2S 16-bit data

0001

Left-justified 24-bit data

0101

Left-justified 20-bit data

1001

Left-justified 18-bit data

1101

Left-justified 16-bit data

0010

Right-justified 24-bit data

0110

Right-justified 20-bit data

1010

Right-justified 18-bit data

1110

Right-justified 16-bit data

64 * fs

0000

I2S 24-bit data

0100

I2S 20-bit data

1000

I2S 18-bit data

1100

LSB first I2S 16-bit data

0001

Left-justified 24-bit data

0101

Left-justified 20-bit data

1001

Left-justified 18-bit data

1101

Left-justified 16-bit data

0010

Right-justified 24-bit data

0110

Right-justified 20-bit data

1010

Right-justified 18-bit data

1110

Right-justified 16-bit data

STA369BW Datasheet(PDF) 37 Page - STMicroelectronics

STA369BW Datasheet(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL