DSPIC33FJ32GP302THSLASHSP datasheet(301/403 Pages) MICROCHIP

301 / 403 page

 2009 Microchip Technology Inc.

Preliminary

DS70292D-page 301

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

GSS<1:0>

FGS

General Segment Code-Protect bit

= User program memory is not code-protected

= Standard security

= High security

GWRP

FGS

General Segment Write-Protect bit

= User program memory is not write-protected

= User program memory is write-protected

IESO

FOSCSEL

Two-speed Oscillator Start-up Enable bit

= Start-up device with FRC, then automatically switch to the

user-selected oscillator source when ready

= Start-up device with user-selected oscillator source

FNOSC<2:0>

FOSCSEL

Initial Oscillator Source Selection bits

111

= Internal Fast RC (FRC) oscillator with postscaler

110

= Internal Fast RC (FRC) oscillator with divide-by-16

101

= LPRC oscillator

100

= Secondary (LP) oscillator

011

= Primary (XT, HS, EC) oscillator with PLL

010

= Primary (XT, HS, EC) oscillator

001

= Internal Fast RC (FRC) oscillator with PLL

000

= FRC oscillator

FCKSM<1:0>

FOSC

Clock Switching Mode bits

= Clock switching is disabled, Fail-Safe Clock Monitor is disabled

= Clock switching is enabled, Fail-Safe Clock Monitor is disabled

= Clock switching is enabled, Fail-Safe Clock Monitor is enabled

IOL1WAY

FOSC

Peripheral pin select configuration

= Allow only one reconfiguration

= Allow multiple reconfigurations

OSCIOFNC

FOSC

OSC2 Pin Function bit (except in XT and HS modes)

= OSC2 is clock output

= OSC2 is general purpose digital I/O pin

POSCMD<1:0>

FOSC

Primary Oscillator Mode Select bits

= Primary oscillator disabled

= HS Crystal Oscillator mode

= XT Crystal Oscillator mode

= EC (External Clock) mode

FWDTEN

FWDT

Watchdog Timer Enable bit

= Watchdog Timer always enabled (LPRC oscillator cannot be disabled.

Clearing the SWDTEN bit in the RCON register has no effect.)

= Watchdog Timer enabled/disabled by user software (LPRC can be

disabled by clearing the SWDTEN bit in the RCON register)

WINDIS

FWDT

Watchdog Timer Window Enable bit

= Watchdog Timer in Non-Window mode

= Watchdog Timer in Window mode

WDTPRE

FWDT

Watchdog Timer Prescaler bit

= 1:128

= 1:32

TABLE 27-2:

dsPIC CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field

Description

Note 1: This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

DSPIC33FJ32GP302TH/SP Datasheet(PDF) 301 Page - Microchip Technology

DSPIC33FJ32GP302TH/SP Datasheet(HTML) 301 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL