Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9920ABBCZ Datasheet(PDF) 21 Page - Analog Devices

Part # AD9920ABBCZ
Description  12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9920ABBCZ Datasheet(HTML) 21 Page - Analog Devices

Back Button AD9920ABBCZ Datasheet HTML 17Page - Analog Devices AD9920ABBCZ Datasheet HTML 18Page - Analog Devices AD9920ABBCZ Datasheet HTML 19Page - Analog Devices AD9920ABBCZ Datasheet HTML 20Page - Analog Devices AD9920ABBCZ Datasheet HTML 21Page - Analog Devices AD9920ABBCZ Datasheet HTML 22Page - Analog Devices AD9920ABBCZ Datasheet HTML 23Page - Analog Devices AD9920ABBCZ Datasheet HTML 24Page - Analog Devices AD9920ABBCZ Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 112 page
background image
AD9920A
Rev. B | Page 21 of 112
tDOUTINH
tSHPINH
tSHDINH
tSHDINH
P[0]
CLI
RG
P[64] = P[0]
CCD
SIGNAL
P[32]
P[16]
P[48]
POSITION
H2
RGr[0]
RGf[16]
SHD
SHDLOC[0]
H1
H1r[0]
H1f[32]
tS1
SHP
SHPLOC[32]
DOUTPHASEP
50
62
1
12
tS2
NOTES
1. ALL SIGNAL EDGES ARE FULLY PROGRAMMABLE TO ANY OF THE 64 POSITIONS WITHIN ONE PIXEL PERIOD.
TYPICAL POSITIONS FOR EACH SIGNAL ARE SHOWN. HCLK MODE 1 IS SHOWN.
2. CERTAIN POSITIONS SHOULD BE AVOIDED FOR EACH SIGNAL, SHOWN ABOVE AS INHIBIT REGIONS.
3. IF A SETTING IN THE INHIBIT REGION IS USED, AN UNSTABLE PIXEL SHIFT CAN OCCUR IN THE HBLK LOCATION OR AFE PIPELINE.
4. THE tSHPINH AREA FROM 50 TO 62 ONLY APPLIES IN SLAVE MODE.
5. THE tSHDINH AREA WILL APPLY TO EITHER H1 RISING OR FALLING EDGE, DEPENDING ON THE VALUE OF THE
H1HBLK MASKING POLARITY.
6. THE tSHDINH AREA CAN ALSO BE CHANGED TO A tSHPINH AREA IF THE H1HBLKRETIME BIT = 1.
Figure 23. High Speed Timing Default Locations
P[0]
RG
P[64] = P[0]
CCD
SIGNAL
P[32]
P[16]
P[48]
TAP POSITION
PHASE 1
RGr[0]
RGf[16]
SHD
SHDLOC[0]
HL
HLr[0]
HLf[32]
tS1
SHP
SHPLOC[32]
PHASE 2
PHASE 3
NOTES
1. ALL SIGNAL EDGES ARE FULLY PROGRAMMABLE TO ANY OF THE 64 POSITIONS WITHIN ONE PIXEL PERIOD.
TYPICAL POSITIONS FOR EACH SIGNAL ARE SHOWN USING 3-PHASE HBLK MODE.
2. THE RISING EDGE OF EACH HCLK PHASE HAS AN ASSOCIATED SHDINH.
3. WHEN THE HBLK RETIME BITS (0x35 [3:0]) ARE ENABLED, THE INHIBITED AREA BECOMES SHPINH.
4. WHEN THE HBLK MASK LEVEL FOR PHASE 1, 2, OR 3 IS CHANGED TO LOW, THE INHIBIT AREA IS
REFERENCED TO THE HCLK FALLING EDGE, INSTEAD OF THE HCLK RISING EDGE.
SHDINH/SHPINH
SHDINH/SHPINH
SHDINH/SHPINH
Figure 24. High Speed Timing Typical Locations, 3-Phase HCLK Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com