Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LNBH26 Datasheet(PDF) 18 Page - STMicroelectronics

Part # LNBH26
Description  Dual LNBS supply and control IC with step-up and I짼C interface
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LNBH26 Datasheet(HTML) 18 Page - STMicroelectronics

Back Button LNBH26 Datasheet HTML 14Page - STMicroelectronics LNBH26 Datasheet HTML 15Page - STMicroelectronics LNBH26 Datasheet HTML 16Page - STMicroelectronics LNBH26 Datasheet HTML 17Page - STMicroelectronics LNBH26 Datasheet HTML 18Page - STMicroelectronics LNBH26 Datasheet HTML 19Page - STMicroelectronics LNBH26 Datasheet HTML 20Page - STMicroelectronics LNBH26 Datasheet HTML 21Page - STMicroelectronics LNBH26 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 38 page
background image
I²C bus interface
LNBH26
18/38
Doc ID 022771 Rev 1
6
I²C bus interface
Data transmission from the main microprocessor to the LNBH26 and vice versa takes place
through the 2-wire I²C bus interface, consisting of the 2-line SDA and SCL (pull-up resistors
to positive supply voltage must be externally connected).
6.1
Data validity
As shown in
Figure 8, the data on the SDA line must be stable during the high semi-period
of the clock. The HIGH and LOW state of the data line can only change when the clock
signal on the SCL line is LOW.
6.2
Start and stop condition
As shown in
Figure 9, a start condition is a HIGH to LOW transition of the SDA line while
SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is
HIGH. A STOP condition must be sent before each START condition.
6.3
Byte format
Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an
acknowledge bit. The MSB is transferred first.
6.4
Acknowledge
The master (microprocessor) puts a resistive HIGH level on the SDA line during the
acknowledge clock pulse (see
Figure 10). The peripheral (LNBH26) which acknowledges
must pull down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA
line is stable LOW during this clock pulse. The peripheral which has been addressed must
generate acknowledge after the reception of each byte, otherwise the SDA line remains at
the HIGH level during the ninth clock pulse time. In this case the master transmitter can
generate the STOP information in order to abort the transfer. The LNBH26 does not
generate acknowledge if the VCC supply is below the undervoltage lockout threshold (4.7 V
typ.).
6.5
Transmission without acknowledge
If detection of the acknowledge of the LNBH26 is not required, the microprocessor can use
a simpler transmission: it simply waits one clock without checking the slave acknowledging,
and sends the new data. This approach is of course less protected from misworking and
decreases noise immunity.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com