Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320C6745DPTP3 Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320C6745DPTP3
Description  TMS320C6745,TMS320C6747 Fixed/Floating-Point Digital Signal Processor
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320C6745DPTP3 Datasheet(HTML) 7 Page - Texas Instruments

Back Button TMS320C6745DPTP3 Datasheet HTML 3Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 4Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 5Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 6Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 7Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 8Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 9Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 10Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 227 page
background image
TMS320C6745, TMS320C6747
www.ti.com
SPRS377E – SEPTEMBER 2008 – REVISED FEBRUARY 2013
Revision History (continued)
SEE
ADDITIONS/MODIFICATIONS/DELETIONS
Table 3-1, System Configuration (SYSCFG) Module Register Access:
Section 3.2
•
Updated/Changed 0x01C1 4018, DEVIDR0 REGISTER DESCRIPTION from “Device Identification
SYSCFG Module
Register 0” to “JTAG Identification Register”
•
Added 0x01C1 4024, CHIPREVID, Silicon Revision Identification Register row
Section 4.1, Absolute Maximum Ratings Over Operating Case Temperature Range:
Section 4
•
Updated/Changed Input voltage ranges, “VI I/O, CVDD" to "VI I/O, 1.2V"
Device Operating
•
Updated/Changed Input voltage ranges, VI I/O, 3.3V (Steady State) from “-0.3V to DVDD + 0.3V” to “-
Conditions
0.3V to DVDD + 0.35V”
Section 4.2, Recommended Operating Conditions:
•
Updated/Change DVDD, Supply voltage, I/O, 3.3V (DVDD, USB0_VDDA33, USB1_VDDA33) MIN value
from “3.15” to “3.0” V
Section 5.3.1, Power-on Sequence:
Section 5.3
Power Supplies
•
Updated/Changed, for clarity, the order the device should be powered-on
Section 5.5.1, Power-On Reset (POR):
Section 5.5
Reset
•
Updated/Changed "A power-on reset (POR) is required ..." paragraph
Section 5.5.2, Warm Reset:
•
Updated/Changed “A warm reset provides …” paragraph
Table 5-7, C6745/6747 DSP Interrupts:
Section 5.5
•
Updated/Changed EVT# 6, 17, 22, 35, 39, 44, 50, 66 from “RESERVED” to “PRU_EVTOUTx” where x
DSP Interrupts
is 0, 1, 3, 5, 6, 7, and 4, respectively
Table 5-7, C6745/6747 DSP Interrupts:
Section 5.8.1
•
Updated/Changed EVT# 74 INTERRUPT NAME from “PROTERR” to “MPU_BOOTCFG_ERR”
DSP Interrupts
•
Updated/Changed EVT# 74 SOURCE from “SYSCFG Protection Shared Interrupt” to “Shared MPU and
SYSCFG Address/Protection Error Interrupt"
Section 5.11
Section 5.11.4, EMIFA Connection Examples:
External Memory
•
Added new Subsection
Interface A (EMIFA)
Section 5.12
Figure 5-20, EMIFB Functional Block Diagram:
External Memory
•
Added MPU2 block to figure
Interface B (EMIFB)
Section 5.12.1, EMIFB SDRAM Loading Limitations:
•
Updated/Changed “EMIFB supports SDRAM up to 133MHz …” to “EMIFB supports SDRAM up to
152MHz …”
Table 5-28, EMIFB SDRAM Interface Switching Characteristics:
Section 5.12.3
•
Updated/Changed PARAMETER No. 1, tc(CLK) Cycle time, EMIF clock EMB_CLK MIN value from “7.5”
EMIFB Electrical
to “6.579” ns
Data/Timing
•
Updated/Changed PARAMETER No. 2, tw(CLK) Pulse width, EMIF clock EMB_CLK high or low MIN
value from “3” to “2.63” ns
Table 5-33, Switching Characteristics Over Recommended Operating Conditions for MMC/SD Module:
Section 5.14.3
MMC/SD Electrical
•
Updated/Changed the MAX value of PARAMETER No. 14, td(CLKL-DAT), Delay time, MMCSD_CLK low to
Data/Timing
MMCSD_DATx transition from “2” to “2.5” ns
Section 5.16.2
, Timing Requirements for MDIO Input:
Management Data
Input/Output (MDIO)
•
Updated/Changed the MIN value of No. 5, th(MDIO_CLKH-MDIO), Hold time, MDIO_D data input valid after
Electrical
MDIO_CLK high from “10” to “0” ns
Data/Timing
Table 5-55, General Timing Requirements for SPI0 Slave Modes:
Section 5.18.2
SPI Electrical
•
Updated/Changed MIN value of PARAMETER No. 9, tc(SPC)S, Cycle Time, SPI0_CLK, All Slave Modes
Data/Timing
from “greater of 3P or 20” to “greater of 3P or 40” ns
Section 5.22.1
Table 5-82, LCD LIDD Mode Timing Requirements:
LCD Interface
Table 5-83, LCD LIDD Mode Timing Characteristics:
Display Driver (LIDD
•
Updated/Changed LCD_CLK (SYSCLK2) all references to "LCD_MCLK"
Mode):
Copyright © 2008–2013, Texas Instruments Incorporated
Contents
7
Submit Documentation Feedback
Product Folder Links: TMS320C6745 TMS320C6747



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com