TMS320C6745DPTP3 datasheet(72/227 Pages) TI

72 / 227 page

0.1

µF

0.01

µF

50R

1.14V-1.32V

50R

VSS

PLL0_VDDA

PLL0_VSSA

FerriteBead:MurataBLM31PG500SN1L orEquivalent

TMS320C6745, TMS320C6747

SPRS377E – SEPTEMBER 2008 – REVISED FEBRUARY 2013

www.ti.com

5.7

Clock PLLs

The C6745/6747 has one PLL controller that provides clock to different parts of the system. PLL0 provides

clocks (though various dividers) to most of the components of the device.

The PLL controller provides the following:

•

Glitch-Free Transitions (on changing clock settings)

•

Domain Clocks Alignment

•

Clock Gating

•

PLL power down

The various clock outputs given by the controller are as follows:

•

Domain Clocks: SYSCLK [1:n]

•

Auxiliary Clock from reference clock source: AUXCLK

Various dividers that can be used are as follows:

•

Post-PLL Divider: POSTDIV

•

SYSCLK Divider: D1, ¼, Dn

Various other controls supported are as follows:

•

PLL Multiplier Control: PLLM

•

Software programmable PLL Bypass: PLLEN

5.7.1

PLL Device-Specific Information

The C6745/6747 DSP generates the high-frequency internal clocks it requires through an on-chip PLL.

The PLL requires some external filtering components to reduce power supply noise as shown in Figure 5-

Figure 5-8. PLL External Filtering Components

The input to the PLL is either from the on-chip oscillator (OSCIN pin) or from an external clock on the

OSCIN pin. The PLL outputs seven clocks that have programmable divider options. Figure 5-9 illustrates

the PLL Topology.

The PLL is disabled by default after a device reset. It must be configured by software according to the

allowable operating conditions listed in Table 5-5 before enabling the DSP to run from the PLL by setting

PLLEN = 1.

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Links: TMS320C6745 TMS320C6747

TMS320C6745DPTP3 Datasheet(PDF) 72 Page - Texas Instruments

TMS320C6745DPTP3 Datasheet(HTML) 72 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL