| Electronic Components Datasheet Search |
|
AN4350 Datasheet(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN4350 Datasheet(HTML) 6 Page - STMicroelectronics |
|
6 / 34 page ![]() Circuit description and design guidelines AN4350 6/34 DocID025181 Rev 1 A small offset on the CS is still useful to keep a good THD and so it can be added using a resistor from the VCC pin instead of a partitioning from the input voltage resulting in a reduction of the dissipated power and the component count/size. The VOUT output voltage is regulated through the CV loops and it has to be designed in order to have system bandwidth much lower than current loop bandwidth (voltage loop BW << 100 Hz - 120 Hz); the current loop is instead used to set the maximum deliverable current IOUTCC. The design can be set defining an equivalent current sense resistor according to the standard HVLED815PF equation for the output current setting: Equation 1 where n is the transformer ratio between the primary (NP) and secondary side (NS), VCLED is the internal equivalent reference voltage (VCLED = 0.2 V). See the HVLED815PF datasheet for more details. 2.2 Transformer selection The main parameters of the flyback transformer (LP, NP, NS, NAUX, LLK) have to be designed in order to sustain the desiderated output voltage (VOUT), the maximum output power (POUT), the device supply (VCC) and the desiderated reflected voltage on the primary side (VR). The transformer magnetization inductance (LP) is selected as a trade-off between the maximum switching frequency (internally limited up to 166 kHz) and the maximum output power, in according to Equation 2: Equation 2 where IP is the primary peak current and it can be estimated using Equation 3: Equation 3 The ratio between the primary (NP) and secondary (NS) winding can be selected to reach the desiderated reflected voltage (VR), using Equation 4: Equation 4 where VR is the desiderated reflected voltage, VD the forward voltage of the output diode. RSENSE EQ n 2 --- VCLED IOUT CC ------------------- = LPMAX VinMIN 1 VinMIN VR ------------------ + ---------------------------------- 1 FswMIN --------------------- 1 IP 2 ------------------ = IP Vin Iout Iout MAX 2 NP NS ------- 1 VR VIN MIN ----------------------------- + = NP NS ------- VR VOUT VD + ---------------------------- VR VOUT -------------- = |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |