Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC18LC658 Datasheet(PDF) 97 Page - Microchip Technology

Part # PIC18LC658
Description  High-Performance Microcontrollers with CAN Module
PDF  366 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18LC658 Datasheet(HTML) 97 Page - Microchip Technology

Back Button PIC18LC658 Datasheet HTML 93Page - Microchip Technology PIC18LC658 Datasheet HTML 94Page - Microchip Technology PIC18LC658 Datasheet HTML 95Page - Microchip Technology PIC18LC658 Datasheet HTML 96Page - Microchip Technology PIC18LC658 Datasheet HTML 97Page - Microchip Technology PIC18LC658 Datasheet HTML 98Page - Microchip Technology PIC18LC658 Datasheet HTML 99Page - Microchip Technology PIC18LC658 Datasheet HTML 100Page - Microchip Technology PIC18LC658 Datasheet HTML 101Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 366 page
background image
 2000 Microchip Technology Inc.
Advanced Information
DS30475A-page 97
PIC18CXX8
8.5
PORTE, TRISE and LATE Registers
PORTE is an 8-bit wide, bi-directional port. The corre-
sponding Data Direction register is TRISE. Setting a
TRISE bit (=1) will make the corresponding PORTE pin
an input (i.e., put the corresponding output driver in a
hi-impedance mode). Clearing a TRISE bit (=0) will
make the corresponding PORTE pin an output (i.e., put
the contents of the output latch on the selected pin).
Read-modify-write operations on the LATE register
reads and writes the latched output value for PORTE.
PORTE is an 8-bit port with Schmitt Trigger input buff-
ers. Each pin is individually configurable as an input or
output. PORTE is multiplexed with several peripheral
functions (Table 8-9).
EXAMPLE 8-5:
INITIALIZING PORTE
FIGURE 8-8:
PORTE BLOCK DIAGRAM
CLRF
PORTE
; Initialize PORTE by
; clearing output
; data latches
CLRF
LATE
; Alternate method
; to clear output
; data latches
MOVLW
0x03
; Value used to
; initialize data
; direction
MOVWF
TRISE
; Set RE1:RE0 as inputs
; RE7:RE2 as outputs
Peripheral Out Select
Data Bus
WR LATE
WR TRISE
Data
Latch
TRIS Latch
RD TRISE
Q
D
Q
CK
QD
EN
Peripheral Data Out
0
1
Q
D
Q
CK
P
N
VDD
VSS
RD PORTE
Peripheral Data In
I/O Pin(1)
or
WR PORTE
RD LATE
Schmitt
Trigger
Note 1:
I/O pins have diode protection to VDD and VSS.
TRIS OVERRIDE
Pin
Override
Peripheral
RE0
Yes
PSP
RE1
Yes
PSP
RE2
Yes
PSP
RE3
No
—
RE4
No
—
RE5
No
—
RE6
No
—
RE7
No
—
TRIS
Override
Peripheral Enable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com