PIC18LC658-ESLASHCL datasheet(91/366 Pages) MICROCHIP

91 / 366 page

 2000 Microchip Technology Inc.

Advanced Information

DS30475A-page 91

PIC18CXX8

8.2

PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide bi-directional port. The corre-

sponding Data Direction register is TRISB. Setting a

TRISB bit (=1) will make the corresponding PORTB pin

an input (i.e., put the corresponding output driver in a

hi-impedance mode). Clearing a TRISB bit (=0) will

make the corresponding PORTB pin an output ( i.e.,

put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATB register

read and write the latched output value for PORTB.

EXAMPLE 8-2:

INITIALIZING PORTB

FIGURE 8-4:

RB7:RB4 PINS BLOCK

DIAGRAM

Each of the PORTB pins has a weak internal pull-up. A

single control bit can turn on all the pull-ups. This is per-

formed by clearing bit RBPU (INTCON2 register). The

weak pull-up is automatically turned off when the port

pin is configured as an output. The pull-ups are dis-

abled on a Power-on Reset.

Four

PORTB’s

pins,

RB7:RB4,

have

interrupt-on-change feature. Only pins configured as

inputs can cause this interrupt to occur (i.e., any

RB7:RB4 pin configured as an output is excluded from

the interrupt-on-change comparison). The input pins

(of RB7:RB4) are compared with the old value latched

on the last read of PORTB. The “mismatch” outputs of

RB7:RB4 are OR’d together to generate the RB Port

Change Interrupt with flag bit RBIF (INTCON register).

This interrupt can wake the device from SLEEP. The

user, in the Interrupt Service Routine, can clear the

interrupt in the following manner:

Any read or write of PORTB (except with the

MOVFF

instruction). This will end the mismatch

condition.

Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF.

Reading PORTB will end the mismatch condition and

allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for

wake-up on key depression operation and operations

where PORTB is only used for the interrupt on change

feature. Polling of PORTB is not recommended while

using the interrupt-on-change feature.

FIGURE 8-5:

RB3:RB0 PINS BLOCK

DIAGRAM

CLRF

PORTB

; Initialize PORTB by

; clearing output

; data latches

CLRF

LATB

; Alternate method

; to clear output

; data latches

MOVLW

0xCF

; Value used to

; initialize data

; direction

MOVWF

TRISB

; Set RB3:RB0 as inputs

; RB5:RB4 as outputs

; RB7:RB6 as inputs

Data Latch

From other

RBPU(2)

VDD

I/O pin(1)

Data Bus

WR LATB

WR TRISB

Set RBIF

TRIS Latch

RD TRISB

RD PORTB

RB7:RB4 pins

Weak

Pull-up

RD PORTB

Latch

TTL

Input

Buffer

RBx/INTx

RD LATB

WR PORTB

Note 1:

I/O pins have diode protection to VDD and VSS.

To enable weak pull-ups, set the appropriate TRIS

bit(s) and clear the RBPU bit (INTCON2 register).

Data Latch

RBPU(2)

VDD

Data Bus

WR Port

WR TRIS

RD TRIS

RD Port

Weak

Pull-up

RD Port

RBx/INTx

I/O Pin(1)

TTL

Input

Buffer

Schmitt Trigger

Buffer

TRIS Latch

Note 1:

I/O pins have diode protection to VDD and VSS.

To enable weak pull-ups, set the appropriate TRIS

bit(s) and clear the RBPU bit (INTCON2 register).

PIC18LC658-E/CL Datasheet(PDF) 91 Page - Microchip Technology

PIC18LC658-E/CL Datasheet(HTML) 91 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL