Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPSD3312D Datasheet(PDF) 65 Page - STMicroelectronics

Part # UPSD3312D
Description  fast 8032 MCU with programmable logic
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3312D Datasheet(HTML) 65 Page - STMicroelectronics

Back Button UPSD3312D Datasheet HTML 61Page - STMicroelectronics UPSD3312D Datasheet HTML 62Page - STMicroelectronics UPSD3312D Datasheet HTML 63Page - STMicroelectronics UPSD3312D Datasheet HTML 64Page - STMicroelectronics UPSD3312D Datasheet HTML 65Page - STMicroelectronics UPSD3312D Datasheet HTML 66Page - STMicroelectronics UPSD3312D Datasheet HTML 67Page - STMicroelectronics UPSD3312D Datasheet HTML 68Page - STMicroelectronics UPSD3312D Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 272 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
UPSD33xx
Interrupt system
Doc ID 9685 Rev 7
65/272
13.1.8
PCA interrupt
The PCA has eight interrupt sources, which are logically ORed together when interrupting
the MCU.The ISR must read the flag bits to determine the cause of the interrupt.
●
Each of the six TCMs can generate a "match or capture" interrupt on flag bits OFV5..0
respectively.
●
Each of the two 16-bit counters can generate an overflow interrupt on flag bits INTF1
and INTF0 respectively.
Table 19, Table 18, Table 19, and Table 21 have detailed bit definitions of the interrupt
system SFRs.
Table 19.
IE: Interrupt Enable register (SFR A8h, reset value 00h)
Table 21.
IEA: Interrupt Enable Addition register (SFR A7h, reset value 00h)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
EA
–
ET2
ES0
ET1
EX1
ET0
EX0
Table 20.
IE register bit definition
Bit
Symbol
R/W
Function
7EA
R,W
Global disable bit
0 = All interrupts are disabled.
1 = Each interrupt source can be individually enabled or
disabled by setting or clearing its enable bit.
6–
R,W
Do not modify this bit. It is used by the JTAG debugger
for instruction tracing. Always read the bit and write back
the same bit value when writing this SFR.
5(1)
1.
1 = Enable Interrupt, 0 = Disable Interrupt
ET2
R,W
Enable Timer 2 Interrupt
4(1)
ES0
R,W
Enable UART0 Interrupt
3(1)
ET1
R,W
Enable Timer 1 Interrupt
2(1)
EX1
R,W
Enable External Interrupt INT1
1(1)
ET0
R,W
Enable Timer 0 Interrupt
0(1)
EX0
R,W
Enable External Interrupt INT0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
EADC
ESPI
EPCA
ES1
–
–
EI2C–
Table 22.
IEA register bit definition
Bit
Symbol
R/W
Function
7(1)
EADC
R,W
Enable ADC Interrupt
6(1)
ESPI
R,W
Enable SPI Interrupt
5(1)
EPCA
R,W
Enable Programmable Counter Array Interrupt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com