UPSD3312D datasheet(89/272 Pages) STMICROELECTRONICS

89 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD33xx

Supervisory functions

Doc ID 9685 Rev 7

89/272

Supervisory functions

Supervisory circuitry on the MCU module will issue an internal reset signal to the MCU

module and simultaneously to the PSD module as a result of any of the following four

events:

●

The external RESET_IN pin is asserted

●

The low voltage Detect (LVD) circuitry has detected a voltage on VCC below a specific

threshold (power-on or voltage sags)

●

The JTAG debug interface has issued a reset command

●

The Watch Dog Timer (WDT) has timed out

The resulting internal reset signal, MCU_RESET, will force the 8032 into a known reset state

while asserted, and then 8032 program execution will jump to the reset vector at program

address 0000h just after MCU_RESET is deasserted. The MCU module will also assert an

active low internal reset signal, RESET, to the PSD module. If needed, the signal RESET

can be driven out to external system components through any PLD output pin on the PSD

module. When driving this “RESET_OUT” signal from a PLD output, the user can choose to

make it either active-high or active-low logic, depending on the PLD equation.

19.1

External reset input pin, RESET_IN

The RESET_IN pin can be connected directly to a mechanical reset switch or other device

which pulls the signal to ground to invoke a reset.

RESET_IN is pulled up internally and enters a Schmitt trigger input buffer with a voltage

hysteresis of VRST_HYS for immunity to the effects of slow signal rise and fall times, as

shown in Figure 19. RESET_IN is also filtered to reject a voltage spike less than a duration

of tRST_FIL. The RESET_IN signal must be maintained at a logic '0' for at least a duration of

tRST_LO_IN while the oscillator is running. The resulting MCU_RESET signal will last only as

long as the RESET_IN signal is active (it is not stretched). Refer to the Supervisor AC

specifications in Table 187 on page 262 at the end of this document for these parameter

values.

Figure 19.

Supervisor Reset generation

MCU

Clock

Sync

Noise Filter

VCC

PULL-UP

DELAY,

tRST_ACTV

AI09603

RESET_IN

RESET

to PSD Module

MCU_RESET

to MCU and

Peripherals

LVD

JTAG Debug

WDT

UPSD3312D Datasheet(PDF) 89 Page - STMicroelectronics

UPSD3312D Datasheet(HTML) 89 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL