AD9531 datasheet(76/88 Pages) AD

76 / 88 page

AD9531

Data Sheet

PLL3 OUT3_0 Registers—Register 0x0305 to Register 0x0306

Table 70. PLL3 OUT3_0 Register Details

Address

Bits

Bit Name

Description

0x0305

[D7:D4]

Reserved

Reserved.

[D3:D0]

D3A [3:0]

D3A divider, Bit D3 (MSB) to Bit D0 (LSB). The actual channel divide value is twice the value indicated in

this table, due to the fixed divide by 2 that follows D3A. D3A powers down when the OUT3_0 driver

powers down. The value of D3A [3:0] results in the following behavior:

0: divides by 16.

1 to 15: divides by this value.

0x0306

[D7:D4]

Unused

Unused.

3.3 V mode

This bit is only effective when Register 0x0085, Bits[D4:D0] = 00000.

0: 1.8 V CMOS output driver.

1: 3.3 V CMOS output driver.

Reserved

Reserved.

Invert

0: OUT3_0 normal logic output.

1: OUT3_0 inverted logic output.

Power-down

This bit is only effective when Register 0x0085, Bits[D4:D0] = 00000.

0: OUT3_0 driver active.

1: OUT3_0 driver powered down.

PLL3 OUT3_1x Registers—Register 0x0307 to Register 0x0308

Table 71. PLL OUT3_1 Register Details

Address

Bits

Bit Name

Description

0x0307

[D7:D4]

Reserved

Reserved.

[D3:D0]

D3B [3:0]

D3B divider Bit D3 (MSB) to Bit D0 (LSB). The actual channel divide value is twice the

value indicated in this table, due to the fixed divide by 2 that follows D3B. D3B

powers down when the OUT3_1x driver powers down. The value of D3B [3:0] results

in the following behavior:

0: divides by 16.

1 to 15: divides by this value.

0x0308

Unused

Unused.

[D6:D3]

Logic mode [3:0]

Configure OUT3_1 output driver as follows:

0000: disabled.

0001: HSTL.

0010: LVDS.

0011: undefined.

0100: 1.8 V CMOS, OUT3_1P active, OUT3_1N active.

0101: 1.8 V CMOS, OUT3_1P active, OUT3_1N disabled.

0110: 1.8 V CMOS, OUT3_1P disabled, OUT3_1N active.

0111 to 1011: undefined.

1100: 3.3 V CMOS, OUT3_1P active, OUT3_1N active.

1101: 3.3 V CMOS, OUT3_1P active, OUT3_1N disabled.

1110: 3.3 V CMOS, OUT3_1P disabled, OUT3_1N active.

1111: undefined.

[D2:D1]

Polarity [1:0]

Configure OUT3_1 polarity as follows (applies to CMOS only):

00: OUT3_1P normal, OUT3_1N inverted.

01: OUT3_1P normal, OUT3_1N normal.

10: OUT3_1P inverted, OUT3_1N inverted.

11: OUT3_1P inverted, OUT3_1N normal.

Power-down

0: OUT3_1x driver active.

1: OUT3_1x driver powered down.

Rev. 0 | Page 76 of 88

AD9531 Datasheet(PDF) 76 Page - Analog Devices

AD9531 Datasheet(HTML) 76 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL