11

10

9

6

A

B

C

INH

13

4

2

5

1

12

15

14

TG

TG

TG

TG

TG

TG

TG

TG

3

COMMON

OUT/IN

0

1

2

3

4

5

6

7

BINARY

TO

1 OF 8

DECODER

WITH

INHIBIT

LOGIC

LEVEL

CONVERSION

8

7

V

V

SS

EE

16 V

CHANNEL IN/OUT

DD

CD4051B, CD4052B, CD4053B

SCHS047H – AUGUST 1998 – REVISED APRIL 2015

www.ti.com

8 Detailed Description

8.1 Overview

The CD4051B, CD4052B, and CD4053B analog multiplexers are digitally-controlled analog switches having low

supply-voltage ranges, independent of the logic state of the control signals. When a logic 1 is present at the

inhibit input terminal, all channels are off.

The CD4051B device is a single 8-channel multiplexer having three binary control inputs, A, B, and C, and an

inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to

the output.

The CD4052B device is a differential 4-channel multiplexer having two binary control inputs, A and B, and an

inhibit input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog

inputs to the outputs.

The CD4053B device is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C,

and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole,

double-throw configuration.

When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the

COMMON OUT/IN terminals are the inputs.

8.2 Functional Block Diagrams

All inputs are protected by standard CMOS protection network.

Figure 25. Functional Block Diagram, CD4051B

16

Submit Documentation Feedback

Copyright © 1998–2015, Texas Instruments Incorporated

Product Folder Links: CD4051B CD4052B CD4053B