Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MB9B110T Datasheet(PDF) 85 Page - SPANSION

Part # MB9B110T
Description  This document states the current technical specifications regarding
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

MB9B110T Datasheet(HTML) 85 Page - SPANSION

Back Button MB9B110T Datasheet HTML 81Page - SPANSION MB9B110T Datasheet HTML 82Page - SPANSION MB9B110T Datasheet HTML 83Page - SPANSION MB9B110T Datasheet HTML 84Page - SPANSION MB9B110T Datasheet HTML 85Page - SPANSION MB9B110T Datasheet HTML 86Page - SPANSION MB9B110T Datasheet HTML 87Page - SPANSION MB9B110T Datasheet HTML 88Page - SPANSION MB9B110T Datasheet HTML 89Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 129 page
background image
Da t a S h e e t
82
MB9B110T-DS706-00016-3v0-E, January 31, 2014
CONFIDENTIAL
(4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL)
(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40°C to + 85°C)
Parameter
Symbol
Value
Unit
Remarks
Min Typ Max
PLL oscillation stabilization wait time*
1
(LOCK UP time)
tLOCK
100
-
-
μs
PLL input clock frequency
FPLLI
4
-
16
MHz
PLL multiple rate
-
13
-
75 multiple
PLL macro oscillation clock frequency
FPLLO
200
-
300
MHz
Main PLL clock frequency*
2
FCLKPLL
-
-
144
MHz
*1: Time from when the PLL starts operating until the oscillation stabilizes.
*2: For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family
PERIPHERAL MANUAL".
(4-2) Operating Conditions of Main PLL (In the case of using high-speed internal CR)
(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40°C to + 85°C)
Parameter
Symbol
Value
Unit
Remarks
Min Typ Max
PLL oscillation stabilization wait time*
1
(LOCK UP time)
tLOCK
100
-
-
μs
PLL input clock frequency
FPLLI
3.8
4
4.2
MHz
PLL multiple rate
-
50
-
71 multiple
PLL macro oscillation clock frequency
FPLLO
190
-
300
MHz
Main PLL clock frequency*
2
FCLKPLL
-
-
144
MHz
*1: Time from when the PLL starts operating until the oscillation stabilizes.
*2: For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family
PERIPHERAL MANUAL".
Note: Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency
has been trimmed.
K
divider
PLL input
clock
Main
PLL
PLL macro
oscillation clock
M
divider
Main PLL
clock
(CLKPLL)
N
divider
Main PLL connection
High-speed CR clock (CLKHC)
Main clock (CLKMO)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com