| Electronic Components Datasheet Search |
|
ADC12DL040CIVS/NOPB Datasheet(PDF) 17 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADC12DL040CIVS/NOPB Datasheet(HTML) 17 Page - Texas Instruments |
|
17 / 37 page ![]() ADC12DL040 www.ti.com SNAS250D – FEBRUARY 2005 – REVISED APRIL 2013 Typical Performance Characteristics (continued) Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, VA = VD = +3.0V, VDR = +2.5V, PD = 0V, VREF = +1.0V, fCLK = 40 MHz, fIN = 20 MHz, tr = tf = 2 ns, CL = 15 pF/pin, Duty Cycle Stabilizer On, parallel output mode. Boldface limits apply for TJ = TMIN to TMAX: all other limits TJ = 25°C SNR,SINAD,SFDR vs. fCLK Distortion vs. fCLK Figure 19. Figure 20. SNR,SINAD,SFDR vs. Clock Duty Cycle Distortion vs. Clock Duty Cycle Figure 21. Figure 22. SNR,SINAD,SFDR vs. VREF Distortion vs. VREF Figure 23. Figure 24. Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 17 Product Folder Links: ADC12DL040 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |