ADS5400HFSSLASHEM datasheet(10/47 Pages) TI1

10 / 47 page

CLKINP

RESETP

Phase 0: CLKOUT indesired

stateafterpowerup

Phase 1: misalignedby 1

clockafterpowerup

tPD-CLKDIV2

CLKOUTAP

CLKOUTBP

DATA BUSB

SYNCOUTB

(OVRBpins)

Sync

SampleNandRESET

pulsecapturedhere

tPD-BDATA

CLKOUT isresetafter 3.5 CLKINcycles (+ tPD-CLKDIV2 )

N+2

N+1

N+3

DATA BUS A

IfSYNCmodeisenabled,

theOVRBpinsbecomeSYNCOUTBpins

LatencyofN+1 is 7.5 CLKINcycles

LatencyofNandSYNCOUTBarematchedto 8.5 CLKINcycles

tPD-ADATA

N+1

ThephaseofdatashownpriortoresetmatchesCLKOUT inphase 0

tRSU

tRH

N, N+1

output

tsu

ADS5400-SP

SLAS669D – SEPTEMBER 2010 – REVISED JANUARY 2014

www.ti.com

Timing Diagrams (continued)

Propagation delays and setup/hold times not drawn to scale. RESET and SYNCOUT are optional. Any clock phase

will work properly, but makes synchronization of data capture across multiple ADCs difficult without a known CLKOUT

phase. RESET can be a single pulse (as shown), low-to-high step or repetitive pulse input signal. The frequency of

repetitive RESET pulses should not exceed CLKIN/2, and should be an even divisor of CLKIN, in order to keep the

CLKOUT phase the same with each RESET event. SYNCOUTB transitions with the same latency as the sample that

is present when the RESET pulse is captured, shown here as sample N. Each RESET captured generates a

SYNCOUT pulse, which behaves as a data bit.

Figure 2. Dual Bus Mode - Aligned, CLKOUT Divide By 2

Product Folder Links: ADS5400-SP

ADS5400HFS/EM Datasheet(PDF) 10 Page - Texas Instruments

ADS5400HFS/EM Datasheet(HTML) 10 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Datasheet Download

Link URL