| Electronic Components Datasheet Search |
|
DS80PCI810 Datasheet(PDF) 9 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DS80PCI810 Datasheet(HTML) 9 Page - Texas Instruments |
|
9 / 60 page ![]() DS80PCI810 www.ti.com SNLS493A – OCTOBER 2014 – REVISED JANUARY 2015 Electrical Characteristics (continued) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT CML RECEIVER INPUTS (IN_n+, IN_n-) ZRx-DIFF-DC Rx DC differential mode impedance Tested at VDD = 2.5 V 80 100 120 Ω ZRx-DC Rx DC single ended impedance Tested at VDD = 2.5 V 40 50 60 Ω SDD11 10 MHz -19 RLRx-DIFF Rx Differential Input return loss SDD11 2 GHz -14 dB SDD11 6-11.1 GHz -8 RLRx-CM Rx Common mode return loss SCC11 0.05 - 5 GHz -10 dB Signal detect assert level for active SD_TH = F (float), VRx-ASSERT-DIFF-PP 57 mVp-p data signal 1010 pattern at 12 Gbps VRx-DEASSERT-DIFF- Signal detect de-assert for inactive SD_TH = F (float), 44 mVp-p PP signal level 1010 pattern at 12 Gbps HIGH SPEED OUTPUTS SDD22 10 MHz - 2 GHz -15 dB RLTx-DIFF Tx Differential return loss SDD22 5.5 GHz -12 SDD22 11.1 GHz -10 dB RLTx-CM Tx Common mode return loss SCC22 50 MHz- 2.5 GHz -8 dB ZTx-DIFF-DC DC differential Tx impedance 100 Ω Total current when output is ITx-SHORT Transmitter short circuit current limit 20 mA shorted to VDD or GND VTx-CM-DC-LINE- Absolute delta of DC common mode 25 mV DELTA voltage between Tx+ and Tx- Differential measurement with OUT_n+ and OUT_n-, AC-Coupled and terminated by 50 Ω to GND, VTx-DIFF1-PP Output Voltage Differential Swing Inputs AC-Coupled, 615 mVp-p Measured with 8T Pattern at 12 Gbps(1) VID = 600 mVp-p VOD = Level 6(2)(3) Differential measurement with OUT_n+ and OUT_n-, AC-Coupled and terminated by 50 Ω to GND, VTx-DIFF2-PP Output Voltage Differential Swing Inputs AC-Coupled, 950 mVp-p Measured with 8T Pattern at 12 Gbps(1) VID = 1000 mVp-p VOD = Level 6(2)(3) Differential measurement with OUT_n+ and OUT_n-, AC-Coupled and terminated by 50 Ω to GND, VTx-DIFF3-PP Output Voltage Differential Swing Inputs AC-Coupled, 1100 mVp-p Measured with 8T Pattern at 12 Gbps(1) VID = 1200 mVp-p VOD = Level 6(2)(3) (1) 8T pattern is defined as a 1111111100000000'b pattern bit sequence. (2) ATE measurements for production are tested at DC. (3) In PCIe applications, the output VOD level is not fixed. It adjusts automatically based on the VID input amplitude level. The output VOD level set by VODA/B[1:0] depends on the VID level and the frequency content. The DS80PCI810 repeater is designed to be transparent in this mode, so the Tx-FIR (de-emphasis) is passed to the Rx to support the handshake negotiation link training. Copyright © 2014–2015, Texas Instruments Incorporated Submit Documentation Feedback 9 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |