 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMS570LS0232PZ Datasheet(PDF) 62 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS570LS0232PZ Datasheet(HTML) 62 Page - Texas Instruments |
|
|
62 / 109 page  TMS570LS0232 SPNS242A – OCTOBER 2014 – REVISED JUNE 2015 www.ti.com 6.18 Reset / Abort / Error Sources Table 6-27. Reset/Abort/Error Sources ESM HOOKUP ERROR SOURCE SYSTEM MODE ERROR RESPONSE GROUP.CHANNEL CPU TRANSACTIONS Precise write error (NCNB/Strongly Ordered) User/Privilege Precise Abort (CPU) n/a Precise read error (NCB/Device or Normal) User/Privilege Precise Abort (CPU) n/a Imprecise write error (NCB/Device or Normal) User/Privilege Imprecise Abort (CPU) n/a Undefined Instruction Trap Illegal instruction User/Privilege n/a (CPU)(1) MPU access violation User/Privilege Abort (CPU) n/a SRAM B0 TCM (even) ECC single error (correctable) User/Privilege ESM 1.26 Abort (CPU), ESM → B0 TCM (even) ECC double error (noncorrectable) User/Privilege 3.3 nERROR B0 TCM (even) uncorrectable error (that is, redundant User/Privilege ESM → NMI → nERROR 2.6 address decode) B0 TCM (even) address bus parity error User/Privilege ESM → NMI → nERROR 2.10 B1 TCM (odd) ECC single error (correctable) User/Privilege ESM 1.28 Abort (CPU), ESM → B1 TCM (odd) ECC double error (noncorrectable) User/Privilege 3.5 nERROR B1 TCM (odd) uncorrectable error (that is, redundant User/Privilege ESM → NMI → nERROR 2.8 address decode) B1 TCM (odd) address bus parity error User/Privilege ESM → NMI → nERROR 2.12 FLASH WITH CPU BASED ECC FMC correctable error - Bus1 and Bus2 interfaces (does User/Privilege ESM 1.6 not include accesses to EEPROM bank) FMC uncorrectable error - Bus1 accesses Abort (CPU), ESM → User/Privilege 3.7 (does not include address parity error) nERROR FMC uncorrectable error - Bus2 accesses (does not include address parity error and EEPROM bank User/Privilege ESM → nERROR 3.7 accesses) FMC uncorrectable error - address parity error on Bus1 User/Privilege ESM → NMI → nERROR 2.4 accesses FMC correctable error - Accesses to EEPROM bank User/Privilege ESM 1.35 FMC uncorrectable error - Accesses to EEPROM bank User/Privilege ESM 1.36 HIGH-END TIMER TRANSFER UNIT (HTU) NCNB (Strongly Ordered) transaction with slave error User/Privilege Interrupt → VIM n/a response External imprecise error (Illegal transaction with ok User/Privilege Interrupt → VIM n/a response) Memory access permission violation User/Privilege ESM 1.9 Memory parity error User/Privilege ESM 1.8 N2HET Memory parity error User/Privilege ESM 1.7 MIBSPI MibSPI1 memory parity error User/Privilege ESM 1.17 MIBADC MibADC Memory parity error User/Privilege ESM 1.19 DCAN DCAN1 memory parity error User/Privilege ESM 1.21 (1) The Undefined Instruction TRAP is NOT detectable outside the CPU. The trap is taken only if the instruction reaches the execute stage of the CPU. 62 System Information and Electrical Specifications Copyright © 2014–2015, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0232 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
