| Electronic Components Datasheet Search |
|
TMS570LS3137 Datasheet(PDF) 98 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS570LS3137 Datasheet(HTML) 98 Page - Texas Instruments |
|
98 / 173 page ![]() TMS570LS3137 SPNS162C – APRIL 2012 – REVISED APRIL 2015 www.ti.com 6.18 Error Signaling Module The Error Signaling Module (ESM) manages the various error conditions on the TMS570 microcontroller. The error condition is handled based on a fixed severity level assigned to it. Any severe error condition can be configured to drive a low level on a dedicated device terminal called nERROR. This can be used as an indicator to an external monitor circuit to put the system into a safe state. 6.18.1 Features The features of the Error Signaling Module are: • 128 interrupt/error channels are supported, divided into 3 different groups – 64 channels with maskable interrupt and configurable error pin behavior – 32 error channels with nonmaskable interrupt and predefined error pin behavior – 32 channels with predefined error pin behavior only • Error pin to signal severe device failure • Configurable timebase for error signal • Error forcing capability 6.18.2 ESM Channel Assignments The Error Signaling Module (ESM) integrates all the device error conditions and groups them in the order of severity. Group1 is used for errors of the lowest severity while Group3 is used for errors of the highest severity. The device response to each error is determined by the severity group it is connected to. Table 6-35 shows the channel assignment for each group. Table 6-34. ESM Groups ERROR GROUP INTERRUPT CHARACTERISTICS INFLUENCE ON ERROR PIN Group1 maskable, low or high priority configurable Group2 nonmaskable, high priority fixed Group3 no interrupt generated fixed Table 6-35. ESM Channel Assignments ERROR SOURCES GROUP CHANNELS Reserved Group1 0 MibADC2 - parity Group1 1 DMA - MPU Group1 2 DMA - parity Group1 3 Reserved Group1 4 DMA/DMM - imprecise read error Group1 5 FMC - correctable error: bus1 and bus2 interfaces Group1 6 (does not include accesses to EEPROM bank) N2HET1/N2HET2 - parity Group1 7 HTU1/HTU2 - parity Group1 8 HTU1/HTU2 - MPU Group1 9 PLL - Slip Group1 10 Clock Monitor - interrupt Group1 11 FlexRay - parity Group1 12 DMA/DMM - imprecise write error Group1 13 FTU - parity Group1 14 VIM RAM - parity Group1 15 FTU - MPU Group1 16 MibSPI1 - parity Group1 17 MibSPI3 - parity Group1 18 98 System Information and Electrical Specifications Copyright © 2012–2015, Texas Instruments Incorporated Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |