Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

VT8231 Datasheet(PDF) 118 Page - List of Unclassifed Manufacturers

Part # VT8231
Description  SOUTH BRIDGE PC99 COMPLIANT
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

VT8231 Datasheet(HTML) 118 Page - List of Unclassifed Manufacturers

Back Button VT8231 Datasheet HTML 114Page - List of Unclassifed Manufacturers VT8231 Datasheet HTML 115Page - List of Unclassifed Manufacturers VT8231 Datasheet HTML 116Page - List of Unclassifed Manufacturers VT8231 Datasheet HTML 117Page - List of Unclassifed Manufacturers VT8231 Datasheet HTML 118Page - List of Unclassifed Manufacturers VT8231 Datasheet HTML 119Page - List of Unclassifed Manufacturers VT8231 Datasheet HTML 120Page - List of Unclassifed Manufacturers VT8231 Datasheet HTML 121Page - List of Unclassifed Manufacturers VT8231 Datasheet HTML 122Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 132 page
background image
VT8231
Preliminary Revision 0.8 October 29, 1999
-112-
Function 5 & 6 Registers - AC97 Audio & Modem Codecs
7HFKQRORJLHV ,QF
:H &RQQHFW
:H &RQQHFW
Function 5 I/O Base 0 Regs – DXSn Scatter/Gather DMA
“n” is 0-3 for DXS channels 0-3
I/O Offset n0 – DXSn SGD Read Channel Status .......RWC
7
SGD Active (0 = completed or terminated)........RO
6-3
Reserved
........................................ always reads 0
2
SGD Stopped ........................................................RO
1
SGD EOL
......................................................RWC
0
SGD Flag
......................................................RWC
I/O Offset n1 – DXSn SGD Read Channel Control........RW
7
SGD Trigger ........................... WO (always reads 0)
0
No effect
1
Trigger SGD Operation
6
SGD Terminate ...................... WO (always reads 0)
0
No effect
1
Terminate SGD Operation
5
Auto Restart
0
Stop SGD Operation at EOL
1
Restart SGD Operation at EOL
4SGD Pause
0
Release SGD pause and resume the transfer
from the paused line
1
Pause SGD read operation (SGD pointer stays
at the current address)
3-2
Reserved
........................................ always reads 0
1
Interrupt on EOL @ End of Block
0
Disable ...................................................default
1Enable
0
Interrupt on FLAG @ End-of-Blk
0
Disable ...................................................default
1Enable
I/O Offset n2 – DXSn Read Channel Left Volume .........RW
7-6
Reserved
........................................ always reads 0
5-0
Left Volume Control
000000
0 db ...................................................default
000111
-10.5 db
011111
-46.5 db .............................................default
111111
muted (instead of –94.5 db)
I/O Offset n3 – DXSn Read Channel Right Volume ......RW
7-6
Reserved
........................................ always reads 0
5-0
Right Volume Control
000000
0 db ...................................................default
000111
-10.5 db
011111
-46.5 db .............................................default
111111
muted (instead of –94.5 db)
I/O Offset n7-n4 – DXSn SGD Table Pointer Base........ RW
31-0 SGD Table Pointer Base Address (even addr) .... W
Current Pointer Address ....................................... R
I/O Offset nB-n8 – DXSn Read Channel Format............ RO
31-24 Stop Index (SGD operation will stop at end of entry)
23-22 Reserved
........................................ always reads 0
21-20 PCM Format
00 8-Bit Mono Format ................................ default
01 8-Bit Stereo Format
10 16-bit Mono Format............................... default
11 16-bit Stereo Format
19-0 DXSx Channel Sample Rate
I/O Offset nF-nC – DXSn SGD Count Pointer................ RO
31-24 Current SGD Index
23-0 Current SGD Count
SGD Table Format
63
62
61
60-56
55-32
31-0
EOL FLAG STOP
-reserved-
Base
Base
(FM
Count
Address
Chan
[23:0]
[31:0]
Only)
EOL
End Of Link. 1 indicates this block is the last of the
link. If the channel “Interrupt on EOL” bit is set, then
an interrupt is generated at the end of the transfer.
FLAG Block Flag. If set, transfer pauses at the end of this
block. If the channel “Interrupt on FLAG” bit is set,
then an interrupt is generated at the end of this block.
STOP
Block Stop. If set, transfer pauses at the end of this
block. To resume the transfer, write 1 to Rx?0[2].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com