Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8240EC Datasheet(PDF) 16 Page - Motorola, Inc

Part # MPC8240EC
Description  Integrated Processor Hardware Specifications
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MPC8240EC Datasheet(HTML) 16 Page - Motorola, Inc

Back Button MPC8240EC Datasheet HTML 12Page - Motorola, Inc MPC8240EC Datasheet HTML 13Page - Motorola, Inc MPC8240EC Datasheet HTML 14Page - Motorola, Inc MPC8240EC Datasheet HTML 15Page - Motorola, Inc MPC8240EC Datasheet HTML 16Page - Motorola, Inc MPC8240EC Datasheet HTML 17Page - Motorola, Inc MPC8240EC Datasheet HTML 18Page - Motorola, Inc MPC8240EC Datasheet HTML 19Page - Motorola, Inc MPC8240EC Datasheet HTML 20Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 52 page
background image
16
MPC8240 Integrated Processor Hardware Specifications
MOTOROLA
Electrical and Thermal Characteristics
Electrical and Thermal Characteristics
Figure 10 shows the input timing diagram for mode select signals.
Figure 10. Input Timing Diagram for Mode Select Signals
1.4.2.4
Output AC Timing Specification
Table 9 provides the processor bus AC timing specifications for the MPC8240. See Figure 8 and Figure 9
for the input-output timing diagrams referenced to SDRAM_SYNC_IN and PCI_SYNC_IN, respectively.
Figure 11 shows the AC test load for the MPC8240.
Table 9. Output AC Timing Specifications
At recommended operating conditions (see Table 2) with LVDD = 3.3 V ± 0.3 V
Num
Characteristic 3, 6
Min
Max
Unit
Notes
12a
PCI_SYNC_IN to output valid, 66 MHz PCI, with MCP in the default
logic 1 state and CKE pulled down to logic 0 state (see Figure 10)
—
6.0
ns
2, 4
PCI_SYNC_IN to output valid, 33 MHz PCI, with MCP and CKE in the
default logic 1 state (see Figure 10)
—
8.0
ns
2, 4
12b1 SDRAM_SYNC_IN to output valid (for memory control address and
data signals accessing DRAM in flow-through mode)
—7.0
ns
1
12b2 SDRAM_SYNC_IN to output valid (for memory control address and
data signals accessing DRAM in registered mode)
—6.0
ns
1
12b3 SDRAM_SYNC_IN to output valid (for memory control address and
data signals accessing non-DRAM)
—7.0
ns
1
12c
SDRAM_SYNC_IN to output valid (for all others)
—
7.0
ns
1
12d
SDRAM_SYNC_IN to output valid (for I2C)
—
5.0
ns
1
13a
Output hold, 66 MHz PCI, with MCP in the default logic 1 state and
CKE pulled down to logic 0 state (see Figure 10)
1.0
—
ns
2, 4, 5
Output hold, 33 MHz PCI, with MCP and CKE in the default logic 1
state (see Figure 10)
2.0
—
ns
2, 4, 5
13b
Output hold (all others)
0
—
ns
1
14a
PCI_SYNC_IN to output high impedance (for PCI)
—
14.0
ns
2, 4
VM
VM = Midpoint Voltage (1.4 V)
11b
10e
HRST_CPU/HRST_CTRL
2.0 V
0.8 V
Mode Pins
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com