 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HT45F3W Datasheet(PDF) 63 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT45F3W Datasheet(HTML) 63 Page - Holtek Semiconductor Inc |
|
|
63 / 167 page  Rev. 1.50 �� De�e��e� 01� �01� Rev. 1.50 �3 De�e��e� 01� �01� HT45F3W R-Type Blood Pressure Meter Flash MCU HT45F3W R-Type Blood Pressure Meter Flash MCU Watchdog Timer Operation TheWatchdogTimeroperatesbyprovidingadeviceresetwhenitstimeroverflows.Thismeans thatintheapplicationprogramandduringnormaloperationtheuserhastostrategicallyclearthe WatchdogTimerbeforeitoverflowstopreventtheWatchdogTimerfromexecutingareset.Thisis doneusingtheclearwatchdoginstructions. Undernormalprogramoperation,aWatchdogTimertime-outwillinitialiseadeviceresetandset thestatusbitTO.However,ifthesystemisintheSLEEPorIDLEMode,whenaWatchdogTimer time-outoccurs,theTObitinthestatusregisterwillbesetandonlytheProgramCounterandStack Pointerwillbereset.ThreemethodscanbeadoptedtoclearthecontentsoftheWatchdogTimer. ThefirstisaWDTreset,whichmeansacertainvalueexcept01010Band10101Bwrittenintothe WE4~WE0bitfiled,thesecondisusingtheWatchdogTimersoftwareclearinstructionsandthe thirdisviaaHALTinstruction. TherearetwomethodsofusingsoftwareinstructionstocleartheWatchdogTimer,oneofwhich mustbechosenbyconfigurationoption.Thefirstoptionistousethesingle“CLRWDT”instruction whilethesecondistousethetwocommands“CLRWDT1”and“CLRWDT2”.Forthefirstoption, asimpleexecutionofCLRWDTwillcleartheWDTwhileforthesecondoption,both“CLR WDT1”and“CLRWDT2”mustbothbeexecutedalternatelytosuccessfullycleartheWatchdog Timer.Notethatforthissecondoption,if“CLRWDT1”isusedtocleartheWatchdogTimer, successiveexecutionsofthisinstructionwillhavenoeffect,onlytheexecutionofa“CLRWDT2” instructionwillcleartheWatchdogTimer.Similarlyafterthe“CLRWDT2”instructionhasbeen executed,onlyasuccessive“CLRWDT1”instructioncancleartheWatchdogTimer. Themaximumtimeoutperiodiswhenthe218divisionratioisselected.Asanexample,witha 32.768kHzLXToscillatorasitssourceclock,thiswillgiveamaximumwatchdogperiodofaround 8secondforthe218divisionratio,andaminimumtimeoutof7.8msforthe28divisionration.Ifthe fSYS/4clockisusedastheWatchdogTimerclocksource,itshouldbenotedthatwhenthesystem enterstheSLEEPorIDLE0Mode,thentheinstructionclockisstoppedandtheWatchdogTimer mayloseitsprotectingpurposes.Forsystemsthatoperateinnoisyenvironments,usingthefSUB clocksourceisstronglyrecommended. WE4~WE0 �its WDTC Registe� Reset MCU fS CLR “HALT” Inst�u�tion fSUB M U X Configu�ation option M U X fSYS/4 LXT LIRC Configu�ation option 8-stage Divide� WDT P�es�ale� fS/�8 8-to-1 MUX WS�~WS0 WDT Ti�e-out “CLR WDT1 and CLR WDT�” o� “CLR WDT” Inst�u�tion Configu�ation option Watchdog Timer |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
