Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8980GEFL/V Datasheet(PDF) 68 Page - Wolfson Microelectronics plc

Part # WM8980GEFL/V
Description  STEREO CODEC WITH SPEAKER DRIVER AND BUFFER
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8980GEFL/V Datasheet(HTML) 68 Page - Wolfson Microelectronics plc

Back Button WM8980GEFL/V Datasheet HTML 64Page - Wolfson Microelectronics plc WM8980GEFL/V Datasheet HTML 65Page - Wolfson Microelectronics plc WM8980GEFL/V Datasheet HTML 66Page - Wolfson Microelectronics plc WM8980GEFL/V Datasheet HTML 67Page - Wolfson Microelectronics plc WM8980GEFL/V Datasheet HTML 68Page - Wolfson Microelectronics plc WM8980GEFL/V Datasheet HTML 69Page - Wolfson Microelectronics plc WM8980GEFL/V Datasheet HTML 70Page - Wolfson Microelectronics plc WM8980GEFL/V Datasheet HTML 71Page - Wolfson Microelectronics plc WM8980GEFL/V Datasheet HTML 72Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 81 page
background image
WM8980
Product Preview
w
PP Rev 1.6 January 2005
68
POWER MANAGEMENT
SAVING POWER BY REDUCING OVERSAMPLING RATE
The default mode of operation of the ADC and DAC digital filters is in 64x oversampling mode.
Under the control of ADCOSR and DACOSR the oversampling rate may be doubled. 64x
oversampling results in a slight decrease in noise performance compared to 128x but lowers the
power consumption of the device.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R10
DAC control
3
DACOSR128
0
DAC oversample rate select
0 = 64x (lowest power)
1 = 128x (best SNR)
R14
ADC control
3
ADCOSR128
0
ADC oversample rate select
0 = 64x (lowest power)
1 = 128x (best SNR)
Table 56 ADC and DAC Oversampling Rate Selection
VMID
The analogue will not work unless VMID is enabled (VMIDSEL 00). The impedance of the VMID
resistor string, together with the decoupling capacitor on the VMID pin will determine the startup time
of the VMID circuit.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R1
Power
management 1
1:0
VMIDSEL
00
Reference string impedance to VMID pin
(detemines startup time):
00=off (open circuit)
01=75kΩ
10=300kΩ
11=5kΩ (for fastest startup)
Table 57 VMID Impedance Control
BIASEN
The analogue amplifiers will not operate unless BIASEN is enabled.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R1
Power
management 1
3
BIASEN
0
Analogue amplifier bias control
Table 58 Analogue Bias Control
ESTIMATED SUPPLY CURRENTS
When either the DAC or ADC are enabled it is estimated that approximately 4mA will be drawn from
DCVDD when fs=48kHz (This will be lower at lower sample rates). When the PLL is enabled an
additional 700 microamps will be drawn from DCVDD. It is anticipated that the video buffer will draw
about 1mA with no load attached, in normal operating up to 30 mA will be drawn.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com