Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADAV801ASTZ Datasheet(PDF) 42 Page - Analog Devices

Part # ADAV801ASTZ
Description  Audio Codec for Recordable DVD
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAV801ASTZ Datasheet(HTML) 42 Page - Analog Devices

Back Button ADAV801ASTZ Datasheet HTML 38Page - Analog Devices ADAV801ASTZ Datasheet HTML 39Page - Analog Devices ADAV801ASTZ Datasheet HTML 40Page - Analog Devices ADAV801ASTZ Datasheet HTML 41Page - Analog Devices ADAV801ASTZ Datasheet HTML 42Page - Analog Devices ADAV801ASTZ Datasheet HTML 43Page - Analog Devices ADAV801ASTZ Datasheet HTML 44Page - Analog Devices ADAV801ASTZ Datasheet HTML 45Page - Analog Devices ADAV801ASTZ Datasheet HTML 46Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 61 page
background image
ADAV801
Rev. A | Page 41 of 60
Sample Rate Converter Error—Address 0011010 (0x1A)
Table 65. Sample Rate Converter Error Register (Read-Only) Bit Map
7
6
5
4
3
2
1
0
Reserved
Reserved
Reserved
Reserved
TOO_SLOW
OVRL
OVRR
MUTE_IND
Table 66. Sample Rate Converter Error Register (Read-Only) Bit Descriptions
Bit Name
Description
TOO_SLOW
This bit is set when the clock to the SRC is too slow, that is, there are not enough clock cycles to complete the
internal convolution.
OVRL
This bit is set when the left output data of the sample rate converter has gone over the full-scale range and has been
clipped. This bit is not cleared until the register is read.
OVRR
This bit is set when the right output data of the sample rate converter has gone over the full-scale range and has
been clipped. This bit is not cleared until the register is read.
MUTE_IND
Mute indicated. This bit is set when the SRC is in fast mode and clicks or pops can be heard in the SRC output data.
The output of the SRC can be muted, if required, until the SRC is in slow mode. Once read, this bit remains in its state
and does not generate an interrupt until it has changed state.
Sample Rate Converter Error Mask—Address 0011011 (0x1B)
Table 67. Sample Rate Converter Error Mask Register Bit Map
7
6
5
4
3
2
1
0
Reserved
Reserved
Reserved
Reserved
Reserved
OVRL Mask
OVRR Mask
MUTE_IND MASK
Table 68. Sample Rate Converter Error Mask Register Bit Descriptions
Bit Name
Description
OVRL Mask
Masks the OVRL from generating an interrupt.
0 = OVRL bit does not generate an interrupt.
1 = OVRL bit generates an interrupt.
OVRR Mask
Masks the OVRR from generating an interrupt.
0 = OVRR bit does not generate an interrupt.
1 = OVRR bit generates an interrupt. Reserved.
MUTE_IND MASK
Masks the MUTE_IND from generating an interrupt.
0 = MUTE_IND bit does not generate an interrupt.
1 = MUTE_IND bit generates an interrupt.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com