AR0141CS datasheet(11/48 Pages) ONSEMI

11 / 48 page

AR0141CS

www.onsemi.com

Figure 9. HiSPi Transmitter and Receiver Interface Block Diagram

A camera containing

the HiSPi transmitter

A host (DSP) containing

the HiSPi receiver

Dp0

Dn0

Dp1

Dn1

Dp2

Dn2

Dp3

Dn3

Cp0

Cn0

PHY0

Dp0

Dn0

Dp1

Dn1

Dp2

Dn2

Dp3

Dn3

Cp0

Cn0

HiSPi Physical Layer

The HiSPi physical layer has four data lanes and an

associated clock lane. Depending on the sensor operating

mode and data rate, it can be configured to use either 2, 3, or

4 lanes. The PHY will serialize a 12− to 20−bit data word and

transmit each bit of data centered on a rising edge of the

clock, the second on the following falling edge of clock.

Figure 10 shows bit transmission. In this example, the word

is transmitted in order of MSB to LSB. The receiver latches

data at the rising and falling edge of the clock.

Figure 10. Timing Diagram

…

MSB

LSB

TxPost

1 UI

TxPre

DLL Timing Adjustment

The AR0141CS includes a DLL to compensate for

differences in group delay for each data lane. The DLL is

connected to the clock lane and each data lane, which acts as

a control master for the output delay buffers. Once the DLL

has gained phase lock, each lane can be delayed in 1/8 unit

interval (UI) steps. This additional delay allows the user to

increase the setup or hold time at the receiver circuits and

can be used to compensate for skew introduced in PCB

design.

Delay compensation may be set for clock and/or data lines

in the hispi_timing register R0x31C0. If the DLL timing

adjustment is not required, the data and clock lane delay

settings should be set to a default code of 0x000 to reduce

jitter, skew, and power dissipation.

Figure 11. Block Diagram of DLL Timing Adjustments

delay

data _lane 0

data _lane 1

clock_lane 0

data _lane 2

data _lane 3

AR0141CS Datasheet(PDF) 11 Page - ON Semiconductor

AR0141CS Datasheet(HTML) 11 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL