Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SCMIMX6DQCEC Datasheet(PDF) 10 Page - NXP Semiconductors

Part # SCMIMX6DQCEC
Description  ARM Cortex-A9 MPCore 4xCPU processor
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SCMIMX6DQCEC Datasheet(HTML) 10 Page - NXP Semiconductors

Back Button SCMIMX6DQCEC Datasheet HTML 6Page - NXP Semiconductors SCMIMX6DQCEC Datasheet HTML 7Page - NXP Semiconductors SCMIMX6DQCEC Datasheet HTML 8Page - NXP Semiconductors SCMIMX6DQCEC Datasheet HTML 9Page - NXP Semiconductors SCMIMX6DQCEC Datasheet HTML 10Page - NXP Semiconductors SCMIMX6DQCEC Datasheet HTML 11Page - NXP Semiconductors SCMIMX6DQCEC Datasheet HTML 12Page - NXP Semiconductors SCMIMX6DQCEC Datasheet HTML 13Page - NXP Semiconductors SCMIMX6DQCEC Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 30 page
background image
SCM-i.MX 6Dual/6Quad Datasheet for Consumer Products, Data Sheet: Technical Data, Rev. 0, 02/2016
10
Freescale Semiconductor, Inc.
3. Modules List
Table 3-1 Modules List
Block Name
Description/Notes
i.MX 6Dual/6Quad
Freescale i.MX 6Dual/6Quad Applications Processor. Fully functional as a normal i.MX
6Dual/6Quad except the MLB bus is disabled and not pinned out.
MMPF0100
Power management IC requires only a single supply and can provide power and voltage
references to entire SCM. Refer to section 4 for electrical details.
SPI NOR
16 megabytes of SPI NOR which is fully available for user programming.
LPDDR2 PoP Interface
Interface to support LPDDR2 (1GB or 2GB) in PoP configuration using a 12mm x 12mm
FBGA216 footprint.
Discrete Components
109 passives for decoupling capacitors and reference resistors.
Table 3-2 Recommended Memory
Part Number
Description
MT42L128M64D2LL-25
Micron LPDDR2, 1GB
MT42L256M64D4LL-25
Micron LPDDR2, 2GB
Note: Micron is the only recommended memory solution for SCM.
3.1. Special Signal Considerations
The figure below shows critical internal connections, pull-ups and pulldowns.
Figure 3. SCM-i.MX 6Dual/6Quad Critical Internal Connections
Note:
DDR_VREF is connected internally to the LPDDR2 memory through one of the PoP landing pads.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com