| Electronic Components Datasheet Search |
|
AD9530 Datasheet(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9530 Datasheet(HTML) 11 Page - Analog Devices |
|
11 / 41 page ![]() Data Sheet AD9530 Rev. 0 | Page 11 of 41 Parameter Symbol Min Typ Max Unit Test Conditions/Comments SDIO (INPUT) Input Voltage Logic 1 VDD − 0.4 V Logic 0 0.4 V Input Current Logic 1 1 µA Logic 0 1 µA Input Capacitance 3 pF SDIO, SDO (OUTPUTS) 1 mA load current Output Voltage Logic 1 VDD − 0.2 V Logic 0 0.2 V TIMING See Figure 26 through Figure 30 and Table 21 Clock Rate (SCLK) 1/tSCLK 40 MHz Pulse Width High tHIGH 6 ns Pulse Width Low tLOW 6 ns SDIO to SCLK Setup tDS 1.8 ns SCLK to SDIO Hold tDH 0.6 ns SCLK to Valid SDIO and SDO tDV 10 ns CS to SCLK Setup tS 0.6 ns CS to SCLK Hold tH 3.5 ns CS Minimum Pulse Width High tPWH 1.5 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |