| Electronic Components Datasheet Search |
|
AD9530 Datasheet(PDF) 28 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9530 Datasheet(HTML) 28 Page - Analog Devices |
|
28 / 41 page ![]() AD9530 Data Sheet Rev. 0 | Page 28 of 41 TYPICAL APPLICATION BLOCK DIAGRAM FPGA/ASIC FRAMER/ PHY NPU TRAFFIC MANAGEMENT FRAMER/ FEC AD9554 (QUAD CHANNEL DPLL) AD9530 10 × 10Gbps 10 × 10Gbps OPTICAL MODULE HIGH SPEED Tx DAC OPTICAL FRONT END 25Gbps TO 28Gbps 25Gbps TO 28Gbps 25Gbps TO 28Gbps 25Gbps TO 28Gbps TO NETWORK 3 × AD9554-1 (QUAD CHANNEL DPLL) 10Gbps SERDES TRx MODULES FPGA/ASIC FRAMER/ PHY NPU TRAFFIC MANAGEMENT DEMAPPING CONTROL FRAMER/ FEC AD9554 (QUAD CHANNEL DPLL) AD9530 10 × 10Gbps 10 × 10Gbps OPTICAL MODULE HIGH SPEED Tx DAC OPTICAL FRONT END 25Gbps TO 28Gbps 25Gbps TO 28Gbps 25Gbps TO 28Gbps 25Gbps TO 28Gbps FROM NETWORK Figure 33. Typical Application Block Diagram, 100 Gbps Muxponder with the AD9530 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |