NT5CB128M8GP-DHT datasheet(28/160 Pages) NANYA

28 / 160 page

Version 2.2

Nanya Technology Cooperation ©

04/2019

NTC Proprietary

Level: Property

DDR3(L) 1Gb SDRAM

NT5CB(C)128M8GN / NT5CB(C)64M16GP

MPR MR3 Register Definition

MR3 A[2]

MR3 A[1:0]

Function

MPR

MPR-Loc

don't care (0b or 1b)

Normal operation, no MPR transaction.

All subsequent Reads will come from DRAM array.

All subsequent Write will go to DRAM array.

See MR3 Table

Enable MPR mode, subsequent RD/RDA commands defined by MR3 A[1:0].

MPR Functional Description

• One bit wide logical interface via all DQ pins during READ operation.

• Register Read on x8:

• DQ[0] drives information from MPR.

• DQ[7:1] either drive the same information as DQ [0], or they drive 0b.

• Register Read on x16:

• DQL[0] and DQU[0] drive information from MPR.

• DQL[7:1] and DQU[7:1] either drive the same information as DQL [0], or they drive 0b.

• Addressing during for Multi Purpose Register reads for all MPR agents:

• BA [2:0]: don’t care

• A[1:0]: A[1:0] must be equal to ‘00’b. Data read burst order in nibble is fixed

• A[2]: For BL=8, A[2] must be equal to 0b, burst order is fixed to [0,1,2,3,4,5,6,7], *) For Burst Chop 4 cases, the burst

order is switched on nibble base A [2]=0b, Burst order: 0,1,2,3 *)

A[2]=1b, Burst order: 4,5,6,7 *)

• A[9:3]: don’t care

• A10/AP: don’t care

• A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0.

• A11, A13... (if available): don’t care

• Regular interface functionality during register reads:

• Support two Burst Ordering which are switched with A2 and A[1:0]=00b.

• Support of read burst chop (MRS and on-the-fly via A12/BC)

• All other address bits (remaining column address bits including A10, all bank address bits) will be ignored by the DDR3(L)

SDRAM.

• Regular read latencies and AC timings apply.

• DLL must be locked prior to MPR Reads.

NOTE: *Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.

NT5CB128M8GP-DHT Datasheet(PDF) 28 Page - Nanya Technology Corporation.

NT5CB128M8GP-DHT Datasheet(HTML) 28 Page - Nanya Technology Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL