NT5CC128M8GP-EKB datasheet(85/160 Pages) NANYA

85 / 160 page

Version 2.2

Nanya Technology Cooperation ©

04/2019

NTC Proprietary

Level: Property

DDR3(L) 1Gb SDRAM

NT5CB(C)128M8GN / NT5CB(C)64M16GP

ZQ Calibration Timing

Note:

CKE must be continuously registered high during the calibration procedure.

On-die termination must be disabled via the ODT signal or MRS during the calibration procedure.

All devices connected to the DQ bus should be high impedance during the calibration procedure.

ZQ External Resistor Value, Tolerance, and Capacitive loading

In order to use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor connected between the ZQ pin and

ground. The single resistor can be used for each SDRAM or one resistor can be shared between two SDRAMs if the ZQ

calibration timings for each SDRAM do not overlap. The total capacitive loading on the ZQ pin must be limited.

Tc2

Ta1

Ta3

Tb0

Tb1

Tc1

Ta0

Ta2

Tc0

Address

CMD

ZQCL

NOP

Valid

ZQCS

NOP

Valid

ODT

tZQCS

Valid

A10

CKE

Valid

(1)

(2)

(1)

(2)

DQ Bus

Hi-Z

Activities

Hi-Z

Activities

tZQinit or tZQoper

(3)

Do not

care

Time

Break

NT5CC128M8GP-EKB Datasheet(PDF) 85 Page - Nanya Technology Corporation.

NT5CC128M8GP-EKB Datasheet(HTML) 85 Page - Nanya Technology Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL