NT5CC128M8GP-EKB datasheet(100/160 Pages) NANYA

100 / 160 page

Version 2.2

100

Nanya Technology Cooperation ©

04/2019

NTC Proprietary

Level: Property

DDR3(L) 1Gb SDRAM

NT5CB(C)128M8GN / NT5CB(C)64M16GP

Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross

point voltage of differential input signals (CK,

 and DQS, ) must meet the requirements in the following table. The

differential input cross point voltage Vix is measured from the actual cross point of true and complete signal to the midlevel

between of VDD and VSS.

Vix Definition

VDD

VSS

VDD/2

,

CK,DQS

VIX

VSEL

Cross point voltage for differential input signals (CK, DQS)

Symbol

Parameter

DDR3

DDR3L

Unit

Notes

800/1066/1333/1600/

1866/2133

1066/1333/1600/

1866

Min

Max

Min

Max

VIX(CK)

Differential Input Cross Point

Voltage relative to

VDD/2 for CK,



- 150

+ 150

- 150

+ 150

- 175

+ 175

VIX(DQS)

Differential Input Cross Point

Voltage relative to

VDD/2 for DQS,



- 150

+ 150

- 150

+ 150

Note 1

The relation between Vix Min/Max and VSEL/VSEH should satisfy following:

(VDD/2) + VIX (min) - VSEL >= 25 mV ;

VSEH - ((VDD/2) + VIX (max)) >= 25 mV;

Note 2

Extended range for Vix is only allowed for clock and if single-ended clock input signals CK and

 are monotonic with a

single-ended swing VSEL / VSEH of at least VDD/2 +/-250 mV, and when the differential slew rate of CK -

 is larger

than 3 V/ns.

NT5CC128M8GP-EKB Datasheet(PDF) 100 Page - Nanya Technology Corporation.

NT5CC128M8GP-EKB Datasheet(HTML) 100 Page - Nanya Technology Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL