| Electronic Components Datasheet Search |
|
NT5CC128M8GP-EKB Datasheet(PDF) 153 Page - Nanya Technology Corporation. |
|
|
|||||||||||||||||||||||||||||
NT5CC128M8GP-EKB Datasheet(HTML) 153 Page - Nanya Technology Corporation. |
|
153 / 160 page ![]() Version 2.2 153 Nanya Technology Cooperation © 04/2019 All Rights Reserved. NTC Proprietary Level: Property DDR3(L) 1Gb SDRAM NT5CB(C)128M8GN / NT5CB(C)64M16GP Required time tVAC above VIH(AC) {below VIL(AC)} for ADD/CMD transition Slew Rate [V/ns] DDR3 DDR3L Unit 800/1066/1333/1600 1866/2133 1066/1333/1600 1866 175mV [ps] 150mV[ps] 135mV [ps] 125mV [ps] 160 mV [ps] 135 mV [ps] 135 mV [ps] 125 mV [ps] > 2.0 75 175 168 173 200 213 200 205 ps 2.0 57 170 168 173 200 213 200 205 ps 1.5 50 167 145 152 173 190 178 184 ps 1.0 38 130 100 110 120 145 133 143 ps 0.9 34 113 85 96 102 130 118 129 ps 0.8 29 93 66 79 80 111 99 111 ps 0.7 22 66 42 56 51 87 75 89 ps 0.6 note 30 10 27 13 55 43 59 ps 0.5 note note note note Note 10 Note 18 ps <0.5 note note note note Note 10 Note 18 ps NOTE Rising input signal shall become equal to or greater than VIH(ac) level and falling input signal shall become equal to or less than VIL(ac) level. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |